@@ -2666,31 +2666,35 @@ impl AsanRuntime {
26662666 //abuse the fact that the last operand is always the mem operand
26672667 match instr. operands [ operands_len - 1 ] {
26682668 Operand :: RegRegOffset ( reg1, reg2, size, shift, shift_size) => {
2669- let ret = Some ( (
2669+ // let ret =
2670+ Some ( (
26702671 reg1,
26712672 Some ( ( reg2, size) ) ,
26722673 0 ,
26732674 instruction_width ( & instr) ,
26742675 Some ( ( shift, shift_size) ) ,
2675- ) ) ;
2676+ ) )
26762677 // log::trace!("Interesting instruction: {}, {:?}", instr.to_string(), ret);
2677- ret
2678+ // ret
26782679 }
26792680 Operand :: RegPreIndex ( reg, disp, _) => {
2680- let ret = Some ( ( reg, None , disp, instruction_width ( & instr) , None ) ) ;
2681+ // let ret =
2682+ Some ( ( reg, None , disp, instruction_width ( & instr) , None ) )
26812683 // log::trace!("Interesting instruction: {}, {:?}", instr.to_string(), ret);
2682- ret
2684+ // ret
26832685 }
26842686 Operand :: RegPostIndex ( reg, _) => {
26852687 //in post index the disp is applied after so it doesn't matter for this memory access
2686- let ret = Some ( ( reg, None , 0 , instruction_width ( & instr) , None ) ) ;
2688+ // let ret =
2689+ Some ( ( reg, None , 0 , instruction_width ( & instr) , None ) )
26872690 // log::trace!("Interesting instruction: {}, {:?}", instr.to_string(), ret);
2688- ret
2691+ // ret
26892692 }
26902693 Operand :: RegPostIndexReg ( reg, _) => {
2691- let ret = Some ( ( reg, None , 0 , instruction_width ( & instr) , None ) ) ;
2694+ // let ret =
2695+ Some ( ( reg, None , 0 , instruction_width ( & instr) , None ) )
26922696 // log::trace!("Interesting instruction: {}, {:?}", instr.to_string(), ret);
2693- ret
2697+ // ret
26942698 }
26952699 _ => None ,
26962700 }
0 commit comments