Skip to content

Commit cc85c26

Browse files
Bugfix missing size attribute
1 parent 6d516b9 commit cc85c26

1 file changed

Lines changed: 2 additions & 0 deletions

File tree

  • hwcomponents_library/library

hwcomponents_library/library/misc.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -172,6 +172,7 @@ def __init__(
172172
n_banks: int = 1,
173173
):
174174
self.sram: SRAM = SRAM(
175+
size=size,
175176
tech_node=tech_node,
176177
width=width,
177178
depth=depth,
@@ -181,6 +182,7 @@ def __init__(
181182
# Use the SRAM's width, depth, and size because it does validation for us
182183
width = self.sram.width
183184
depth = self.sram.depth
185+
size = self.sram.size
184186

185187
self.address_bits = max(math.ceil(math.log2(depth)), 1)
186188
self.width = width

0 commit comments

Comments
 (0)