@@ -229,7 +229,8 @@ <h5>Introduction to Processor Architecture</h5>
229229 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
230230 data-tooltip ="CPU architecture and system organization. "> Arch</ span >
231231 </ div >
232- < p class ="flex-grow-1 "> Introduction to processor architecture concepts, computer organization
232+ < p class ="flex-grow-1 text-secondary "> Introduction to processor architecture concepts, computer
233+ organization
233234 fundamentals, and basic computing principles.</ p >
234235 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-1 "
235236 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -253,7 +254,8 @@ <h5>Booth's Multiplication Algorithm</h5>
253254 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
254255 data-tooltip ="Signed binary multiplication via two's complement. "> Logic</ span >
255256 </ div >
256- < p class ="flex-grow-1 "> Implementation of Booth's Multiplication Algorithm for signed binary
257+ < p class ="flex-grow-1 text-secondary "> Implementation of Booth's Multiplication Algorithm for
258+ signed binary
257259 numbers using two's complement arithmetic.</ p >
258260 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-2 "
259261 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -277,7 +279,8 @@ <h5>Restoring Division Algorithm</h5>
277279 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
278280 data-tooltip ="High-efficiency binary division algorithm. "> Logic</ span >
279281 </ div >
280- < p class ="flex-grow-1 "> Implementation of Restoring Division Algorithm to perform binary division
282+ < p class ="flex-grow-1 text-secondary "> Implementation of Restoring Division Algorithm to perform
283+ binary division
281284 of unsigned integers.</ p >
282285 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-3 "
283286 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -301,7 +304,8 @@ <h5>Ripple Carry Adder Design</h5>
301304 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
302305 data-tooltip ="Gate-level 4-bit ripple carry adder logic. "> Circuit</ span >
303306 </ div >
304- < p class ="flex-grow-1 "> Design of Half Adder, Full Adder and 4-bit Ripple Carry Adder using
307+ < p class ="flex-grow-1 text-secondary "> Design of Half Adder, Full Adder and 4-bit Ripple Carry
308+ Adder using
305309 Logisim digital circuit simulator.</ p >
306310 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-4 "
307311 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -325,7 +329,8 @@ <h5>ALU Design</h5>
325329 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
326330 data-tooltip ="Arithmetic and bitwise operation control unit. "> Circuit</ span >
327331 </ div >
328- < p class ="flex-grow-1 "> Design and simulation of an Arithmetic Logic Unit (ALU) capable of
332+ < p class ="flex-grow-1 text-secondary "> Design and simulation of an Arithmetic Logic Unit (ALU)
333+ capable of
329334 performing arithmetic and bitwise operations.</ p >
330335 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-5 "
331336 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -349,7 +354,8 @@ <h5>Shift Register Design</h5>
349354 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
350355 data-tooltip ="SISO, PIPO, and bidirectional shift registers. "> Circuit</ span >
351356 </ div >
352- < p class ="flex-grow-1 "> Design of Serial-In Serial-Out (SISO), PIPO, Left Shift and Right Shift
357+ < p class ="flex-grow-1 text-secondary "> Design of Serial-In Serial-Out (SISO), PIPO, Left Shift
358+ and Right Shift
353359 registers using Flip-Flops.</ p >
354360 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-6 "
355361 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -373,7 +379,8 @@ <h5>RAM and ROM Simulation</h5>
373379 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
374380 data-tooltip ="Simulation of RAM and ROM memory units. "> Circuit</ span >
375381 </ div >
376- < p class ="flex-grow-1 "> Simulation of RAM (Random Access Memory) and ROM (Read Only Memory) using
382+ < p class ="flex-grow-1 text-secondary "> Simulation of RAM (Random Access Memory) and ROM (Read
383+ Only Memory) using
377384 Logisim digital circuit simulator.</ p >
378385 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-7 "
379386 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -396,7 +403,8 @@ <h5>Case Study: ISA, PCI and USB</h5>
396403 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
397404 data-tooltip ="Study of ISA, PCI, and modern USB standards. "> Case Study</ span >
398405 </ div >
399- < p class ="flex-grow-1 "> Case study on different bus architectures including ISA, PCI and USB
406+ < p class ="flex-grow-1 text-secondary "> Case study on different bus architectures including ISA,
407+ PCI and USB
400408 standards in computer systems.</ p >
401409 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-8 "
402410 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -419,7 +427,8 @@ <h5>Case Study: Multi-Core Processors</h5>
419427 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
420428 data-tooltip ="Multi-core and parallel processing study. "> Case Study</ span >
421429 </ div >
422- < p class ="flex-grow-1 "> Case study on Multi-Core Processors, parallel processing architectures
430+ < p class ="flex-grow-1 text-secondary "> Case study on Multi-Core Processors, parallel processing
431+ architectures
423432 and performance optimization techniques.</ p >
424433 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-9 "
425434 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
@@ -442,7 +451,8 @@ <h5>Types of Interrupts & Handling</h5>
442451 < span class ="badge bg-primary ms-1 " style ="font-size: 0.7rem; "
443452 data-tooltip ="Hardware and software interrupt handling logic. "> Case Study</ span >
444453 </ div >
445- < p class ="flex-grow-1 "> Study of types of Interrupts (hardware, software, maskable) and
454+ < p class ="flex-grow-1 text-secondary "> Study of types of Interrupts (hardware, software,
455+ maskable) and
446456 techniques to handle interrupts in processors.</ p >
447457 < a href ="https://github.com/Amey-Thakur/COMPUTER-ORGANIZATION-AND-ARCHITECTURE-AND-PROCESSOR-ARCHITECTURE-LAB/tree/main/Processor%20Architecture%20Lab/Experiment-10 "
448458 class ="launch-link mt-3 " target ="_blank " rel ="noopener noreferrer ">
0 commit comments