Skip to content

Commit 5d0927d

Browse files
committed
Blog update
1 parent 529308b commit 5d0927d

4 files changed

Lines changed: 10 additions & 4 deletions

File tree

README.md

Lines changed: 10 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -11,11 +11,17 @@ Designing my own CPU:
1111

1212
## Latest Updates
1313

14-
## 2025-Nov-07: Fetch Logic - Program Counter and Instruction Register Hardware
14+
## 2025-Nov-17: Fetch Logic - Transferred to Protoboard
1515

16-
I have implemented the `PC` and fetch logic in hardware: the clock increments the `PC` and fetches an instruction into `IR` with each clock cycle. `PC` is incremented on the rising edge of the clock, and `IR` latches the instruction from memory on the falling edge. [(full blog entry...)][ref]
16+
I transferred my PC and IR circuit from a solderless breadboard to a soldered breadboard. I needed breadboard space for my next circuit block implementation, and the PC/IR circuit is stable and fairly complete. [(full blog entry...)][ref]
1717

18-
[ref]: https://github.com/Andy4495/Homemade-CPU/wiki/Blog#2025-nov-07-fetch-program-counter-and-instruction-register-hardware
18+
[ref]: https://github.com/Andy4495/Homemade-CPU/wiki/Blog#progress-blog
19+
20+
Protoboard:
21+
22+
![Protoboard](./pics/PC-IR-Fetch-Proto.JPG)
23+
24+
Compared to the original breadboard:
1925

2026
![Breadboard](./pics/PC-IR-Fetch.JPG)
2127

@@ -50,7 +56,7 @@ Start implementing the instruction decoding logic.
5056

5157
## History
5258

53-
| Date. | Activity |
59+
| Date | Activity |
5460
| -------- | -------- |
5561
| Sep-2025 | Document project design goals. Set up repo. |
5662
| Oct-2025 | Initial CPU design: registers, addressing modes, opcode size and format, instruction set. |

pics/PC-IR-Fetch-Proto.JPG

1.52 MB
Loading

schematic/IR_and_Memory-251117.pdf

44.9 KB
Binary file not shown.

schematic/PC_and_RST-251117.pdf

55 KB
Binary file not shown.

0 commit comments

Comments
 (0)