We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 27f4f7a commit 2f5e472Copy full SHA for 2f5e472
1 file changed
include/xsimd/arch/xsimd_rvv.hpp
@@ -96,8 +96,8 @@
96
static constexpr size_t width = XSIMD_RVV_BITS; \
97
static constexpr size_t vl = width / (sizeof(T) * 8); \
98
using vec = rvv_reg_t<T, width>; \
99
- using uvec = rvv_reg_t<xsimd::sized_uint_t<T>, width>; \
100
- using svec = rvv_reg_t<xsimd::sized_int_t<T>, width>; \
+ using uvec = rvv_reg_t<xsimd::sized_uint_t<sizeof(T)>, width>; \
+ using svec = rvv_reg_t<xsimd::sized_int_t<sizeof(T)>, width>; \
101
using fvec = rvv_reg_t<as_float_relaxed_t<T>, width>; \
102
using bvec = rvv_bool_t<T, width>; \
103
using scalar_vec = rvv_reg_t<T, types::detail::rvv_width_m1>; \
0 commit comments