Skip to content

Commit b700707

Browse files
author
GCC Administrator
committed
Daily bump.
1 parent 1d76ad2 commit b700707

10 files changed

Lines changed: 314 additions & 1 deletion

File tree

‎gcc/ChangeLog‎

Lines changed: 95 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,98 @@
1+
2026-06-09 Georg-Johann Lay <avr@gjlay.de>
2+
3+
* config/avr/avr.cc: Fix typos in comments.
4+
* config/avr/avr-c.cc: Same.
5+
* config/avr/avr-passes.cc: Same.
6+
* config/avr/avr-passes-fuse-move.h: Same.
7+
8+
2026-06-09 Uros Bizjak <ubizjak@gmail.com>
9+
10+
PR target/125636
11+
* config/i386/i386.md (extendqihi2): Use movsbl instead of movsbw.
12+
Adjust the destination operand to use %k0 and update the mode
13+
attribute accordingly.
14+
15+
2026-06-09 Ciprian Arbone <Ciprian.Arbone@microchip.com>
16+
Senthil Kumar Selvaraj <saaadhu@gcc.gnu.org>
17+
18+
PR target/124077
19+
* config/arm/arm.cc (thumb1_final_prescan_insn): Also skip
20+
condition code update for thumb1_cbz instructions.
21+
* config/arm/thumb1.md (thumb1_cbz): Use const0_rtx as the
22+
recorded cc_op1 instead of operands[2].
23+
24+
2026-06-09 Lino Hsing-Yu Peng <linopeng@andestech.com>
25+
26+
* config/riscv/riscv-protos.h (enum altfmt_type): New.
27+
* config/riscv/riscv-v.cc (emit_hard_vlmax_vsetvl): Pass
28+
ALTFMT_NONE to gen_vsetvl.
29+
(gen_no_side_effects_vsetvl_rtx): Pass ALTFMT_NONE to
30+
gen_vsetvl_no_side_effects.
31+
* config/riscv/riscv-vector-builtins-bases.cc: Include insn-attr.h.
32+
(vsetvl::expand): Pass ALTFMT_NONE to gen_vsetvl_no_side_effects.
33+
* config/riscv/riscv-vsetvl.cc (altfmt_to_str): New function.
34+
(get_altfmt): New function.
35+
(demand_flags): Add DEMAND_ALTFMT_P.
36+
(altfmt_demand_type): New enum.
37+
(vsetvl_info): Track altfmt.
38+
(demand_system): Add altfmt compatibility, availability, and merge handling.
39+
* config/riscv/riscv-vsetvl.def: Add altfmt rules.
40+
* config/riscv/vector.md (altfmt): New attribute, numeric with
41+
INVALID_ATTRIBUTE default.
42+
(@vsetvl<mode>, vsetvl_vtype_change_only,
43+
@vsetvl_discard_result<mode>, @vsetvl<mode>_no_side_effects,
44+
*vsetvldi_no_side_effects_si_extend): Add altfmt operand.
45+
46+
2026-06-09 Georg-Johann Lay <avr@gjlay.de>
47+
48+
* config/avr/avr.md: Fix typos in comments.
49+
* config/avr/avr-fixed.md: Same.
50+
* config/avr/avr-passes.cc: Same
51+
* config/avr/avr-passes-fuse-move.h: Same.
52+
53+
2026-06-09 Wilco Dijkstra <wilco.dijkstra@arm.com>
54+
55+
* config/aarch64/aarch64-sve.md: Remove zeroing movprfx of merging MOV
56+
57+
2026-06-09 Artemiy Volkov <artemiy.volkov@arm.com>
58+
59+
PR target/125550
60+
* config/aarch64/aarch64-simd.md
61+
(*aarch64_combine_internal<mode>): Use zip1 instead of uzp1
62+
to concatenate values residing in SIMD registers.
63+
(*aarch64_combine_internal_be<mode>): Likewise.
64+
65+
2026-06-09 JRobinNTA <johnrobin044@gmail.com>
66+
67+
PR target/125395
68+
* config/riscv/thead.cc (th_asm_output_opcode): Add VFCVT
69+
and VFWCVT blocks. Add offset logic for static rounding suffixes.
70+
71+
2026-06-09 Alex Coplan <alex.coplan@arm.com>
72+
73+
PR middle-end/125621
74+
* expmed.cc (make_tree): Fix CONST_POLY_INT case to pass type
75+
instead of t, move it to its own switch case.
76+
77+
2026-06-09 Monk Chiang <monk.chiang@sifive.com>
78+
"Jim Wilson <jimw@sifive.com>
79+
80+
* config/riscv/riscv-protos.h (riscv_zero_offset_address_bypass_p):
81+
New function.
82+
* config/riscv/riscv.cc (riscv_zero_offset_address_bypass_p): New
83+
function.
84+
* config/riscv/sifive-7.md: Add bypass definition.
85+
86+
2026-06-09 Monk Chiang <monk.chiang@sifive.com>
87+
88+
* config/riscv/riscv.cc (riscv_trampoline_init): Remove redundant
89+
LUI instruction.
90+
91+
2026-06-09 Martin Jambor <mjambor@suse.cz>
92+
93+
* config/pdp11/pdp11.cc (pdp11_conditional_register_usage): Change i
94+
from int to unsigned int.
95+
196
2026-06-09 Xi Ruoyao <xry111@xry111.site>
297

398
PR rtl-optimization/125609

‎gcc/DATESTAMP‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1 +1 @@
1-
20260609
1+
20260610

‎gcc/ada/ChangeLog‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,9 @@
1+
2026-06-09 Eric Botcazou <ebotcazou@adacore.com>
2+
3+
PR ada/125695
4+
* libgnat/s-genbig.adb ("**"): Do not drop the sign on the floor.
5+
(Big_Exp): Take into account the parity of the exponent for -2.
6+
17
2026-06-05 Eric Botcazou <ebotcazou@adacore.com>
28

39
* sem_ch3.adb (Analyze_Private_Extension_Declaration): Revert latest

‎gcc/cobol/ChangeLog‎

Lines changed: 65 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,68 @@
1+
2026-06-09 Robert Dubner <rdubner@symas.com>
2+
3+
* Make-lang.in: Incorporate new move.cc file.
4+
* genapi.cc (gg_attribute_bit_get): Removed.
5+
(treeplet_fill_source): Moved.
6+
(file_static_variable): Likewise.
7+
(move_helper): Likewise.
8+
(parser_initialize_programs): Use pointer without converting to
9+
size_t.
10+
(get_binary_value_from_float): Moved.
11+
(gg_attribute_bit_clear): Removed.
12+
(gg_attribute_bit_set): Removed.
13+
(digits_to_bytes): Moved.
14+
(get_bytes_needed): Moved.
15+
(data_decl_type_for): Moved.
16+
(parser_display_internal): Forward reference to move_helper.
17+
(get_literalN_value): Moved.
18+
(is_figconst_t): Moved.
19+
(parser_initialize_table): Moved.
20+
(is_figconst): Moved.
21+
(parser_move): Moved.
22+
(parser_move_multi): Moved.
23+
(parser_division): Use function_address as pointer in call to
24+
__gg__is_canceled.
25+
(conditional_abs): Moved.
26+
(get_reference_to_data): Moved.
27+
(mh_identical): Moved.
28+
(mh_source_is_literalN): Moved.
29+
(float_type_of): Moved.
30+
(mh_dest_is_float): Moved.
31+
(picky_memset): Moved.
32+
(picky_memcpy): Moved.
33+
(mh_numeric_display): Moved.
34+
(mh_little_endian): Moved.
35+
(mh_source_is_group): Moved.
36+
(mh_source_is_literalA): Moved.
37+
(have_common_parent): Moved.
38+
(mh_alpha_to_alpha): Moved.
39+
* genapi.h (move_helper): New declaration.
40+
* gengen.cc (gg_cast): Changes to someday detect aliasing
41+
conditions.
42+
(gg_show_type): Expand types.
43+
(gg_indirect_i): Take a size_t parameter.
44+
(gg_array_value): Use gg_cast() wrapper instead of fold_convert().
45+
(gg_memchr): Likewise.
46+
(gg_strcmp): Likewise.
47+
(gg_strncmp): Likewise.
48+
(gg_strlen): Likewise.
49+
(gg_strdup): Likewise.
50+
(gg_malloc): Likewise.
51+
(gg_realloc): Moved.
52+
* gengen.h (gg_indirect_i): New declaration.
53+
* genutil.cc (get_location): Starting to look for aliasing.
54+
(treeplet_fill_source): Moved.
55+
(data_decl_type_for): Moved.
56+
(attribute_bit_clear): Moved.
57+
(attribute_bit_get): Moved.
58+
(attribute_bit_set): Moved.
59+
* genutil.h (treeplet_fill_source): New declaration.
60+
(data_decl_type_for): Likewise.
61+
(attribute_bit_clear): Likewise.
62+
(attribute_bit_get): Likewise.
63+
(attribute_bit_set): Likewise.
64+
* move.cc: New file.
65+
166
2026-06-05 Robert Dubner <rdubner@symas.com>
267

368
PR cobol/125616

‎gcc/cp/ChangeLog‎

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,19 @@
1+
2026-06-09 Marek Polacek <polacek@redhat.com>
2+
3+
PR c++/121287
4+
PR c++/125212
5+
PR c++/105667
6+
PR c++/121597
7+
PR c++/110961
8+
* cp-tree.h (TYPE_DECL_OPAQUE_ALIAS_P): Define.
9+
(any_lambdas_p): Declare.
10+
* decl.cc (grokdeclarator): Set TYPE_DECL_OPAQUE_ALIAS_P.
11+
* pt.cc (dependent_opaque_alias_p): Refine to check
12+
TYPE_DECL_OPAQUE_ALIAS_P.
13+
(tsubst_decl) <case TYPE_DECL>: Set TYPE_DECL_OPAQUE_ALIAS_P.
14+
(any_lambdas_p): New, factored out of...
15+
(regenerate_decl_from_template): ...this. Call it.
16+
117
2026-06-08 Jakub Jelinek <jakub@redhat.com>
218

319
* call.cc (build_op_delete_call_1): Add missing auto_diagnostic_group

‎gcc/fortran/ChangeLog‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
1+
2026-06-09 Tobias Burnus <tburnus@baylibre.com>
2+
3+
* module.cc (load_omp_udrs): Improve reduction diagnostic output.
4+
15
2026-06-09 Paul Thomas <pault@gcc.gnu.org>
26

37
PR fortran/125669

‎gcc/jit/ChangeLog‎

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,8 @@
1+
2026-06-09 Antoni Boucher <bouanto@zoho.com>
2+
3+
* libgccjit.cc: Allow cast between integers and pointers in
4+
is_valid_cast.
5+
16
2026-05-30 Dhruv Chawla <dhruvc@nvidia.com>
27

38
* TODO.rst: Fix typos.

‎gcc/testsuite/ChangeLog‎

Lines changed: 104 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,107 @@
1+
2026-06-09 Robert Dubner <rdubner@symas.com>
2+
3+
* cobol.dg/group2/COMP-3_to_COMP-3__IN-PHASE__MOVES.cob: New test.
4+
* cobol.dg/group2/COMP-3_to_COMP-3__IN-PHASE__MOVES.out: New test.
5+
* cobol.dg/group2/COMP-3_to_COMP-3__OUT-OF-PHASE__MOVES.cob: New test.
6+
* cobol.dg/group2/COMP-3_to_COMP-3__OUT-OF-PHASE__MOVES.out: New test.
7+
8+
2026-06-09 Eric Botcazou <ebotcazou@adacore.com>
9+
10+
* gnat.dg/bigint1.adb: New test.
11+
12+
2026-06-09 Marek Polacek <polacek@redhat.com>
13+
14+
PR c++/121287
15+
PR c++/125212
16+
PR c++/105667
17+
PR c++/121597
18+
PR c++/110961
19+
* g++.dg/cpp26/lambda-targ1.C: New test.
20+
* g++.dg/cpp2a/lambda-targ26.C: New test.
21+
* g++.dg/cpp2a/lambda-targ27.C: New test.
22+
* g++.dg/cpp2a/lambda-targ28.C: New test.
23+
* g++.dg/cpp2a/lambda-targ29.C: New test.
24+
* g++.dg/cpp2a/lambda-targ30.C: New test.
25+
* g++.dg/cpp2a/lambda-targ31.C: New test.
26+
* g++.dg/cpp2a/lambda-targ32.C: New test.
27+
28+
2026-06-09 Uros Bizjak <ubizjak@gmail.com>
29+
30+
PR target/125636
31+
* gcc.target/i386/pr89954.c: Update assembler scan
32+
directives to expect movsbl instead of movsbw.
33+
34+
2026-06-09 Ciprian Arbone <Ciprian.Arbone@microchip.com>
35+
Senthil Kumar Selvaraj <saaadhu@gcc.gnu.org>
36+
37+
PR target/124077
38+
* gcc.target/arm/pr124077.c: New test.
39+
40+
2026-06-09 Antoni Boucher <bouanto@zoho.com>
41+
42+
* jit.dg/test-cast.c: Add test case for pointer to int cast.
43+
44+
2026-06-09 Wilco Dijkstra <wilco.dijkstra@arm.com>
45+
46+
* gcc.target/aarch64/sve/acle/asm/dup_bf16.c: Update.
47+
* gcc.target/aarch64/sve/acle/asm/dup_f16.c: Update.
48+
* gcc.target/aarch64/sve/acle/asm/dup_f32.c: Update.
49+
* gcc.target/aarch64/sve/acle/asm/dup_f64.c: Update.
50+
* gcc.target/aarch64/sve/acle/asm/dup_s16.c: Update.
51+
* gcc.target/aarch64/sve/acle/asm/dup_s32.c: Update.
52+
* gcc.target/aarch64/sve/acle/asm/dup_s64.c: Update.
53+
* gcc.target/aarch64/sve/acle/asm/dup_s8.c: Update.
54+
* gcc.target/aarch64/sve/acle/asm/dup_u16.c: Update.
55+
* gcc.target/aarch64/sve/acle/asm/dup_u32.c: Update.
56+
* gcc.target/aarch64/sve/acle/asm/dup_u64.c: Update.
57+
* gcc.target/aarch64/sve/acle/asm/dup_u8.c: Update.
58+
* gcc.target/aarch64/sve/acle/asm/mul_s16.c: Update.
59+
* gcc.target/aarch64/sve/acle/asm/mul_s32.c: Update.
60+
* gcc.target/aarch64/sve/acle/asm/mul_s64.c: Update.
61+
* gcc.target/aarch64/sve/acle/asm/mul_s8.c: Update.
62+
* gcc.target/aarch64/sve/acle/asm/mul_u16.c: Update.
63+
* gcc.target/aarch64/sve/acle/asm/mul_u32.c: Update.
64+
* gcc.target/aarch64/sve/acle/asm/mul_u64.c: Update.
65+
* gcc.target/aarch64/sve/acle/asm/mul_u8.c: Update.
66+
* gcc.target/aarch64/sve/vcond_18.c: Update.
67+
* g++.target/aarch64/sve/dup_sel_5.C: Update.
68+
* g++.target/aarch64/sve/dup_sel_6.C: Update.
69+
70+
2026-06-09 Artemiy Volkov <artemiy.volkov@arm.com>
71+
72+
PR target/125550
73+
* gcc.target/aarch64/ldp_stp_16.c: Adjust testcases.
74+
* gcc.target/aarch64/pr109072_1.c: Likewise.
75+
* gcc.target/aarch64/simd/mf8_data_1.c: Likewise.
76+
* gcc.target/aarch64/sve/vec_init_5.c: Likewise.
77+
* gcc.target/aarch64/vec-init-14.c: Likewise.
78+
* gcc.target/aarch64/vec-init-23.c: Likewise.
79+
* gcc.target/aarch64/vec-init-9.c: Likewise.
80+
* gcc.target/aarch64/sve/pr125550.c: New test.
81+
82+
2026-06-09 JRobinNTA <johnrobin044@gmail.com>
83+
84+
PR target/125395
85+
* gcc.target/riscv/rvv/xtheadvector/pr125395.c: New test.
86+
87+
2026-06-09 Alex Coplan <alex.coplan@arm.com>
88+
89+
PR middle-end/125621
90+
* gcc.target/aarch64/torture/pr125621.c: New test.
91+
92+
2026-06-09 Monk Chiang <monk.chiang@sifive.com>
93+
"Jim Wilson <jimw@sifive.com>
94+
95+
* gcc.target/riscv/sifive-7-load-address-bypass.c: New test.
96+
97+
2026-06-09 Monk Chiang <monk.chiang@sifive.com>
98+
99+
* gcc.target/riscv/zicfilp-trampoline.c: New test.
100+
101+
2026-06-09 Tobias Burnus <tburnus@baylibre.com>
102+
103+
* gfortran.dg/gomp/declare-reduction-1.f90: New test.
104+
1105
2026-06-09 Paul Thomas <pault@gcc.gnu.org>
2106

3107
PR fortran/125669

‎libgcc/ChangeLog‎

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,16 @@
1+
2026-06-09 Georg-Johann Lay <avr@gjlay.de>
2+
3+
* config/avr/lib1funcs.S: Fix trailing blanks.
4+
(mov_h): Remove macro and invocations.
5+
(mov_l): Remove macro. Replace invocations with wmov.
6+
(__zero_reg__, __tmp_reg__, __SREG__, __SP_H__)
7+
(__SP_L__, __RAMPZ__, __EIND__, skip, NEG2, NEG4)
8+
(wmov, wsubi, waddi, mov4, XCALL, XJMP, XICALL, XIJMP)
9+
(do_prologue_saves, do_epilogue_restores, .branch_plus)
10+
(DEFUN, ENDF, FALIAS): Move macros to...
11+
* config/avr/asm-defs.h: ...this new file.
12+
* config/avr/lib1funcs-fixed.S: Fix trailing blanks.
13+
114
2026-06-01 Dhruv Chawla <dhruvc@nvidia.com>
215

316
* config/s390/tpf-unwind.h (s390_fallback_frame_state): Likewise.

‎libgcobol/ChangeLog‎

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,8 @@
1+
2026-06-09 Robert Dubner <rdubner@symas.com>
2+
3+
* libgcobol.cc (__gg__to_be_canceled): Use pointer instead of size_t.
4+
(__gg__is_canceled): Likewise.
5+
16
2026-06-05 Robert Dubner <rdubner@symas.com>
27

38
PR cobol/125616

0 commit comments

Comments
 (0)