4 stage pipeline implementation of a 16-bit RISC Processor in SystemVerilog that performs arithmetical, logical, data transfer, branch and halt operations. It also contains advanced management of data and control dependencies.
Block schematic of the processor:
Block schematic of the computer:
Elaborated design in Vivado of the processor:
