Skip to content
This repository was archived by the owner on Sep 15, 2025. It is now read-only.

Commit d9d9be6

Browse files
committed
[AArch64] Update SVE scheduling of some CPUs
* Update cortex-a510 and neoverse-v2 SVE scheduling so that pseudos have the same instruction latency as original instruction. Differential Revision: https://reviews.llvm.org/D154084
1 parent c35d207 commit d9d9be6

4 files changed

Lines changed: 529 additions & 442 deletions

File tree

0 commit comments

Comments
 (0)