Skip to content

Commit 5d48aca

Browse files
committed
rop: simplify logging
1 parent 4e17807 commit 5d48aca

1 file changed

Lines changed: 10 additions & 10 deletions

File tree

pwnlib/rop/ret2dlresolve.py

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -329,16 +329,16 @@ def _build_structures(self):
329329

330330
ver_addr = self.versym + 2 * index # Elf_HalfWord
331331

332-
log.debug("Symtab: %s", hex(self.symtab))
333-
log.debug("Strtab: %s", hex(self.strtab))
334-
log.debug("Versym: %s", hex(self.versym))
335-
log.debug("Jmprel: %s", hex(self.jmprel))
336-
log.debug("ElfSym addr: %s", hex(sym_addr))
337-
log.debug("ElfRel addr: %s", hex(rel_addr))
338-
log.debug("Symbol name addr: %s", hex(symbol_name_addr))
339-
log.debug("Version index addr: %s", hex(ver_addr))
340-
log.debug("Data addr: %s", hex(self.data_addr))
341-
log.debug("Resolution addr: %s", hex(self.resolution_addr))
332+
log.debug("Symtab: %#x", self.symtab)
333+
log.debug("Strtab: %#x", self.strtab)
334+
log.debug("Versym: %#x", self.versym)
335+
log.debug("Jmprel: %#x", self.jmprel)
336+
log.debug("ElfSym addr: %#x", sym_addr)
337+
log.debug("ElfRel addr: %#x", rel_addr)
338+
log.debug("Symbol name addr: %#x", symbol_name_addr)
339+
log.debug("Version index addr: %#x", ver_addr)
340+
log.debug("Data addr: %#x", self.data_addr)
341+
log.debug("Resolution addr: %#x", self.resolution_addr)
342342
if not self.elf.memory[ver_addr]:
343343
log.warn("Ret2dlresolve is likely impossible in this ELF "
344344
"(too big gap between text and writable sections).\n"

0 commit comments

Comments
 (0)