Skip to content

Actions: IntelNav/llama.cpp

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
99 workflow runs
99 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Create docker-image.yml CI (openvino) #1: Commit 2035a1e pushed by IntelNav
1d 0h 0m 2s master
master
1d 0h 0m 2s
Create docker-image.yml Server WebUI #1: Commit 2035a1e pushed by IntelNav
24m 47s master
master
24m 47s
Create docker-image.yml Check Pre-Tokenizer Hashes #5: Commit 2035a1e pushed by IntelNav
1m 5s master
master
1m 5s
Create docker-image.yml CI (cann) #1: Commit 2035a1e pushed by IntelNav
48m 53s master
master
48m 53s
Create docker-image.yml CI (apple) #1: Commit 2035a1e pushed by IntelNav
52m 40s master
master
52m 40s
Create docker-image.yml Python check requirements.txt #5: Commit 2035a1e pushed by IntelNav
10m 42s master
master
10m 42s
Update Winget Package Update Winget Package #6: Scheduled
1s intelnav-layer-range-sync
intelnav-layer-range-sync
1s
Publish Docker image Publish Docker image #6: Scheduled
1d 0h 0m 47s intelnav-layer-range-sync
intelnav-layer-range-sync
1d 0h 0m 47s
Build Actions Cache Build Actions Cache #31: Scheduled
50s intelnav-layer-range-sync
intelnav-layer-range-sync
50s
Close inactive issues Close inactive issues #6: Scheduled
5m 20s intelnav-layer-range-sync
intelnav-layer-range-sync
5m 20s
Build Actions Cache Build Actions Cache #30: Scheduled
45s intelnav-layer-range-sync
intelnav-layer-range-sync
45s
Build Actions Cache Build Actions Cache #29: Scheduled
50s intelnav-layer-range-sync
intelnav-layer-range-sync
50s
Build Actions Cache Build Actions Cache #28: Scheduled
5m 34s intelnav-layer-range-sync
intelnav-layer-range-sync
5m 34s
[IntelNav] ci: actually broaden AMDGPU_TARGETS Check Pre-Tokenizer Hashes #4: Commit f26ccbe pushed by IntelNav
1m 22s intelnav-v0.1.3
intelnav-v0.1.3
1m 22s
[IntelNav] ci: actually broaden AMDGPU_TARGETS Update Operations Documentation #4: Commit f26ccbe pushed by IntelNav
33s intelnav-v0.1.3
intelnav-v0.1.3
33s
[IntelNav] ci: actually broaden AMDGPU_TARGETS Python Type-Check #4: Commit f26ccbe pushed by IntelNav
3m 42s intelnav-v0.1.3
intelnav-v0.1.3
3m 42s
[IntelNav] ci: actually broaden AMDGPU_TARGETS Python check requirements.txt #4: Commit f26ccbe pushed by IntelNav
8m 11s intelnav-v0.1.3
intelnav-v0.1.3
8m 11s
[IntelNav] ci: actually broaden AMDGPU_TARGETS Copilot Setup Steps #3: Commit f26ccbe pushed by IntelNav
7m 39s intelnav-v0.1.3
intelnav-v0.1.3
7m 39s
[IntelNav] ci: actually broaden AMDGPU_TARGETS IntelNav release #7: Commit f26ccbe pushed by IntelNav
1h 30m 16s intelnav-v0.1.3
intelnav-v0.1.3
1h 30m 16s
[IntelNav] ci: add windows-x64-vulkan release cell Python check requirements.txt #3: Commit fc189b5 pushed by IntelNav
9m 0s intelnav-v0.1.2
intelnav-v0.1.2
9m 0s
[IntelNav] ci: add windows-x64-vulkan release cell Python Type-Check #3: Commit fc189b5 pushed by IntelNav
2m 39s intelnav-v0.1.2
intelnav-v0.1.2
2m 39s
[IntelNav] ci: add windows-x64-vulkan release cell Update Operations Documentation #3: Commit fc189b5 pushed by IntelNav
44s intelnav-v0.1.2
intelnav-v0.1.2
44s
[IntelNav] ci: add windows-x64-vulkan release cell IntelNav release #6: Commit fc189b5 pushed by IntelNav
42m 30s intelnav-v0.1.2
intelnav-v0.1.2
42m 30s
[IntelNav] ci: add windows-x64-vulkan release cell Check Pre-Tokenizer Hashes #3: Commit fc189b5 pushed by IntelNav
1m 42s intelnav-v0.1.2
intelnav-v0.1.2
1m 42s
[IntelNav] ci: add windows-x64-vulkan release cell Python Type-Check #2: Commit fc189b5 pushed by IntelNav
3m 44s intelnav-layer-range-sync
intelnav-layer-range-sync
3m 44s