@@ -385,7 +385,7 @@ llvm::Value *InstructionLifter::LiftShiftRegisterOperand(
385385 << " Expected " << arch_reg.name << " to be an integral type "
386386 << " for instruction at " << std::hex << inst.pc ;
387387
388- const llvm::DataLayout data_layout (module );
388+ const llvm::DataLayout data_layout (module -> getDataLayout () );
389389 auto reg = LoadRegValue (block, state_ptr, arch_reg.name );
390390 auto reg_type = reg->getType ();
391391 auto reg_size = data_layout.getTypeSizeInBits (reg_type).getFixedValue ();
@@ -587,7 +587,7 @@ llvm::Value *InstructionLifter::LiftRegisterOperand(Instruction &inst,
587587
588588 auto val = LoadRegValue (block, state_ptr, arch_reg.name );
589589
590- const llvm::DataLayout data_layout (module );
590+ const llvm::DataLayout data_layout (module -> getDataLayout () );
591591 auto val_type = val->getType ();
592592 auto val_size = data_layout.getTypeAllocSizeInBits (val_type);
593593 auto arg_size = data_layout.getTypeAllocSizeInBits (arg_type);
@@ -699,7 +699,7 @@ llvm::Value *InstructionLifter::LiftExpressionOperand(Instruction &inst,
699699 << " Expected " << op.Serialize () << " to be an integral or float type "
700700 << " for instruction at " << std::hex << inst.pc ;
701701
702- const llvm::DataLayout data_layout (module );
702+ const llvm::DataLayout data_layout (module -> getDataLayout () );
703703 auto val_type = val->getType ();
704704 auto val_size = data_layout.getTypeAllocSizeInBits (val_type);
705705 auto arg_size = data_layout.getTypeAllocSizeInBits (arg_type);
0 commit comments