Skip to content

Commit f73e96a

Browse files
Testing execution in main
1 parent b255b44 commit f73e96a

1 file changed

Lines changed: 12 additions & 0 deletions

File tree

src/main/scala/main/Main.scala

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,20 @@
11
import chisel3._
22
import chisel3.util._
3+
import chiseltest._
4+
import chiseltest.RawTester.test
35
import _root_.circt.stage.ChiselStage
46

57
object Main extends App {
68
emitVerilog(new Alu(), Array("--target-dir", "generated"));
79
emitVerilog(new Lsu(), Array("--target-dir", "generated"));
10+
11+
test(new Lsu) { dut =>
12+
dut.io.write.poke(true.B);
13+
dut.io.address.poke(1.U);
14+
dut.io.data.poke(2.U);
15+
16+
dut.clock.step(1);
17+
18+
println(dut.io.state.peek().litValue);
19+
}
820
}

0 commit comments

Comments
 (0)