Skip to content

Commit caf2a48

Browse files
committed
[VPlan] Use -vplan-print-after in more VPlan tests
use vplan-print-after instead of -debug/-debug-only in more tests, auto-generate some checks.
1 parent aecc499 commit caf2a48

12 files changed

Lines changed: 1200 additions & 908 deletions

llvm/test/Transforms/LoopVectorize/VPlan/AArch64/sve2-histcnt-vplan.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; RUN: opt < %s -mattr=+sve2 -passes=loop-vectorize,instcombine -enable-histogram-loop-vectorization -sve-gather-overhead=2 -sve-scatter-overhead=2 -force-vector-interleave=1 -debug-only=loop-vectorize --disable-output -S 2>&1 | FileCheck %s
1+
; RUN: opt < %s -mattr=+sve2 -passes=loop-vectorize,instcombine -enable-histogram-loop-vectorization -sve-gather-overhead=2 -sve-scatter-overhead=2 -force-vector-interleave=1 -vplan-print-after="optimize$" --disable-output -S 2>&1 | FileCheck %s
22

33
target triple = "aarch64-unknown-linux-gnu"
44

llvm/test/Transforms/LoopVectorize/VPlan/PowerPC/vplan-force-tail-with-evl.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; RUN: opt -passes=loop-vectorize -debug-only=loop-vectorize \
1+
; RUN: opt -passes=loop-vectorize -vplan-print-after="optimize$" \
22
; RUN: -force-tail-folding-style=data-with-evl \
33
; RUN: -prefer-predicate-over-epilogue=predicate-dont-vectorize \
44
; RUN: -mtriple=powerpc64le-unknown-linux-gnu \

llvm/test/Transforms/LoopVectorize/VPlan/X86/vplan-vp-intrinsics.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,9 +1,9 @@
1-
; RUN: opt -passes=loop-vectorize -debug-only=loop-vectorize -force-vector-width=4 \
1+
; RUN: opt -passes=loop-vectorize -vplan-print-after="optimize$" -force-vector-width=4 \
22
; RUN: -force-tail-folding-style=data-with-evl \
33
; RUN: -prefer-predicate-over-epilogue=predicate-dont-vectorize \
44
; RUN: -mtriple=x86_64 -mattr=+avx512f -disable-output < %s 2>&1 | FileCheck --check-prefix=IF-EVL %s
55

6-
; RUN: opt -passes=loop-vectorize -debug-only=loop-vectorize -force-vector-width=4 \
6+
; RUN: opt -passes=loop-vectorize -vplan-print-after="optimize$" -force-vector-width=4 \
77
; RUN: -force-tail-folding-style=none \
88
; RUN: -prefer-predicate-over-epilogue=predicate-else-scalar-epilogue \
99
; RUN: -mtriple=x86_64 -mattr=+avx512f -disable-output < %s 2>&1 | FileCheck --check-prefix=NO-VP %s

llvm/test/Transforms/LoopVectorize/VPlan/conditional-scalar-assignment-vplan.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 6
2-
; RUN: opt -passes=loop-vectorize -debug-only=loop-vectorize \
2+
; RUN: opt -passes=loop-vectorize -vplan-print-after="optimize$" \
33
; RUN: -force-vector-width=4 -disable-output 2>&1 < %s | FileCheck %s
44

55
; This function is derived from the following C program:

llvm/test/Transforms/LoopVectorize/VPlan/icmp-uniforms.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 6
2-
; RUN: opt < %s -passes=loop-vectorize,instcombine -force-vector-width=4 -force-vector-interleave=1 -debug-only=loop-vectorize -disable-output -print-after=instcombine 2>&1 | FileCheck %s
2+
; RUN: opt < %s -passes=loop-vectorize,instcombine -force-vector-width=4 -force-vector-interleave=1 -vplan-print-after="optimize$" -disable-output -print-after=instcombine 2>&1 | FileCheck %s
33

44
target datalayout = "e-m:e-i64:64-i128:128-n32:64-S128"
55

llvm/test/Transforms/LoopVectorize/VPlan/interleave-and-scalarize-only.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; RUN: opt -passes=loop-vectorize -force-vector-width=1 -force-vector-interleave=2 -debug -disable-output %s 2>&1 | FileCheck --check-prefix=DBG %s
1+
; RUN: opt -passes=loop-vectorize -force-vector-width=1 -force-vector-interleave=2 -vplan-print-after="optimize$" -disable-output %s 2>&1 | FileCheck --check-prefix=DBG %s
22
; RUN: opt -passes=loop-vectorize -force-vector-width=1 -force-vector-interleave=2 -S %s | FileCheck %s
33

44
; DBG-LABEL: 'test_scalarize_call'

llvm/test/Transforms/LoopVectorize/VPlan/phi-with-fastflags-vplan.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 6
2-
; RUN: opt -p loop-vectorize -force-vector-width=4 -debug-only=loop-vectorize -disable-output -S %s 2>&1 | FileCheck %s
2+
; RUN: opt -p loop-vectorize -force-vector-width=4 -vplan-print-after="optimize$" -disable-output -S %s 2>&1 | FileCheck %s
33

44
define void @f(ptr noalias %p, i1 %c) {
55
; CHECK-LABEL: 'f'

llvm/test/Transforms/LoopVectorize/VPlan/uncountable-early-exit-vplan.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 6
2-
; RUN: opt -p loop-vectorize -force-vector-width=4 -force-vector-interleave=1 -S -debug %s 2>&1 | FileCheck %s
2+
; RUN: opt -p loop-vectorize -force-vector-width=4 -force-vector-interleave=1 -S -vplan-print-after="optimize$" %s 2>&1 | FileCheck %s
33

44
declare void @init(ptr)
55

llvm/test/Transforms/LoopVectorize/VPlan/vplan-iv-transforms.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 6
2-
; RUN: opt -passes=loop-vectorize -force-vector-interleave=1 -force-vector-width=8 -S -debug %s 2>&1 | FileCheck %s
2+
; RUN: opt -passes=loop-vectorize -force-vector-interleave=1 -force-vector-width=8 -S -vplan-print-after="optimize$" %s 2>&1 | FileCheck %s
33

44
define void @iv_no_binary_op_in_descriptor(i1 %c, ptr %dst) {
55
; CHECK-LABEL: 'iv_no_binary_op_in_descriptor'

llvm/test/Transforms/LoopVectorize/VPlan/vplan-predicate-switch.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; RUN: opt -p loop-vectorize -force-vector-width=2 -force-vector-interleave=1 -debug -disable-output %s 2>&1 | FileCheck %s
1+
; RUN: opt -p loop-vectorize -force-vector-width=2 -force-vector-interleave=1 -vplan-print-after="printFinalVPlan$" -disable-output %s 2>&1 | FileCheck %s
22

33
define void @switch4_default_common_dest_with_case(ptr %start, ptr %end) {
44
; CHECK: VPlan 'Final VPlan for VF={2},UF={1}' {

0 commit comments

Comments
 (0)