Skip to content

Commit 9dbcec7

Browse files
widgetiiclaude
andauthored
image: assemble Hi3519DV500 full NOR images (#2208) (#2211)
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
1 parent 26c0d4f commit 9dbcec7

1 file changed

Lines changed: 10 additions & 2 deletions

File tree

.github/workflows/image.yml

Lines changed: 10 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -164,15 +164,23 @@ jobs:
164164
# cv608 is a single DDR2-64M part. firmware partition @ 0x50000.
165165
# The 20s/00s u-boots are picked per DDR (their 20g/00g siblings
166166
# carry the same DDR table, differing only in the socmodel env tag).
167-
# Hi3519DV500 is intentionally omitted: its NOR boot path is not yet
168-
# wired in u-boot (empty MTDPARTS, bootcmd "bootm <ram>").
169167
for variant in ultimate; do
170168
create_hisi boot-hi3516cv610-10b-nor.bin hi3516cv6xx "$variant" hi3516cv610-ddr2-64m 320
171169
create_hisi boot-hi3516cv610-20s-nor.bin hi3516cv6xx "$variant" hi3516cv610-ddr3-128m 320
172170
create_hisi boot-hi3516cv610-00s-nor.bin hi3516cv6xx "$variant" hi3516cv610-ddr3-512m 320
173171
create_hisi boot-hi3516cv608-nor.bin hi3516cv6xx "$variant" hi3516cv608 320
174172
done
175173
174+
# HiSilicon Hi3519DV500 (aarch64 V5). Same scheme: a single shared
175+
# kernel+rootfs blob (firmware.bin.hi3519dv500) plus a per-binning
176+
# u-boot whose baked DDR reg table differs by board layout — dmeb
177+
# (6-layer) and dmebpro (4-layer flyby), both DDR4-2666 2 GB. NOR
178+
# layout (16 MiB): u-boot @0, env @0x80000, firmware @0xC0000 = 768 KiB.
179+
for variant in ultimate; do
180+
create_hisi boot-hi3519dv500-dmeb-nor.bin hi3519dv500 "$variant" hi3519dv500-dmeb 768
181+
create_hisi boot-hi3519dv500-dmebpro-nor.bin hi3519dv500 "$variant" hi3519dv500-dmebpro 768
182+
done
183+
176184
- name: Upload
177185
uses: softprops/action-gh-release@v2
178186
with:

0 commit comments

Comments
 (0)