Skip to content
arm64 graviton cirun

Add and use vectorized packing in ZVL128B and ZVL256B for RISCV #2227

Sign in to view logs

Add and use vectorized packing in ZVL128B and ZVL256B for RISCV

Add and use vectorized packing in ZVL128B and ZVL256B for RISCV #2227

Triggered via pull request August 13, 2025 13:41
@ChipKerchnerChipKerchner
synchronize #5422
ChipKerchner:addRVVVectorizedPacking
Status Success
Total duration 21m 4s
Artifacts –

arm64_graviton.yml

on: pull_request
Matrix: build
Fit to window
Zoom out
Zoom in