Skip to content

Commit 99196a6

Browse files
authored
Update riscv64_vector.yml
1 parent d2ec4e0 commit 99196a6

1 file changed

Lines changed: 1 addition & 2 deletions

File tree

.github/workflows/riscv64_vector.yml

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -44,8 +44,7 @@ jobs:
4444
wget ${riscv_gnu_toolchain}/${riscv_gnu_toolchain_nightly_download_path}
4545
tar -xvf $(basename ${riscv_gnu_toolchain_nightly_download_path}) -C /opt
4646
wget https://gist.github.com/martin-frbg/bb630e0de34978e578eeb496b1538d4e/raw/7fd8d971f327f7a517b8f5f7989479ff2b36f71f/qemu-riscv64-10.1-ubuntu24 -P /opt/riscv/bin -o riscv64-qemu
47-
ls -latr /opt/riscv/bin
48-
mv /opt/riscv/bin/bb630e0de34978e578eeb496b1538d4e /opt/riscv/bin/qemu-riscv64
47+
mv /opt/riscv/bin/qemu-riscv64-10.1-ubuntu24 /opt/riscv/bin/qemu-riscv64
4948
chmod +x /opt/riscv/bin/qemu-riscv64
5049
5150
- name: Compilation cache

0 commit comments

Comments
 (0)