Skip to content

Commit db84577

Browse files
authored
Update riscv64_vector.yml
1 parent 18da9c3 commit db84577

1 file changed

Lines changed: 2 additions & 3 deletions

File tree

.github/workflows/riscv64_vector.yml

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -139,9 +139,8 @@ jobs:
139139
wait
140140
while IFS= read -r -d $'\0' LOG; do cat $LOG ; FAILURES=1 ; done < <(grep -lZ FAIL ./test_out/*)
141141
if [[ ! -z $FAILURES ]]; then echo "==========" ; echo "== FAIL ==" ; echo "==========" ; echo ; exit 1 ; fi
142-
if [ "${{matrix.target}}" == "RISCV64_ZVL256B" ]; then
143-
run_test test test_shgemm
144-
fi
142+
if [ "${{matrix.target}}" == "RISCV64_ZVL256B" ]; then run_test test test_shgemm; fi
143+
if [ "${{matrix.target}}" == "RISCV64_ZVL256B" ]; then run_test test test_shgemv; fi
145144
146145
147146
- name: netlib tests

0 commit comments

Comments
 (0)