Add and use vectorized packing in ZVL128B and ZVL256B for RISCV #5422

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

martin-frbg merged 2 commits into OpenMathLib:develop from ChipKerchner:addRVVVectorizedPacking

Aug 16, 2025

Merged

Add and use vectorized packing in ZVL128B and ZVL256B for RISCV #5422

Disable vectorized packing for DGEMM - since it is slower than scalar.

Cirrus CI / NeoverseN1-ILP64 succeeded Aug 13, 2025 in 10m 15s

Task Summary

Task successfully finished!

Details

⚠️ Not enough compute credits to prioritize tasks!

✅ 00:25 clone
✅ 09:47 compile

View more details on Cirrus CI