Skip to content

Increase L2 defaults for RISCV X280 / ZVL256B and ARM SVE targets in CMake cross-compilation #5425

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
martin-frbg merged 1 commit into from
Aug 21, 2025

Increase assumed L2 sizes for RISCV X280 / ZVL256B and for SVE-capabl…

7c18398
Select commit
Loading
Failed to load commit list.
Merged

Increase L2 defaults for RISCV X280 / ZVL256B and ARM SVE targets in CMake cross-compilation #5425

Increase assumed L2 sizes for RISCV X280 / ZVL256B and for SVE-capabl…
7c18398
Select commit
Loading
Failed to load commit list.
Cirun Application / Cirun succeeded Aug 21, 2025 in 0s

Cirun.io: Managed self-hosted GitHub Actions runners on your cloud.

This commit triggered an action on Cirun.io

Runner(s)

Runner Name Image Region Cloud Connected Preemptible Ephemeral
cirun-openmathlib--openblas-6928b07710 ami-0a0c8eebcdd6dcbd0 us-east-1 aws Yes No Yes
cirun-openmathlib--openblas-1916ca0081 ami-0a0c8eebcdd6dcbd0 us-east-1 aws Yes No Yes

Response

🚀 cirun-openmathlib--openblas-6928b07710

  • Creation Attempt #1 2025-08-21 10:03:31 UTC: No errors found, go to Cirun Dashboard for more information

🚀 cirun-openmathlib--openblas-1916ca0081

  • Creation Attempt #1 2025-08-21 10:03:31 UTC: No errors found, go to Cirun Dashboard for more information
View more details on Cirun Application