Skip to content

Display CPU cache hierarchy. #87

@OudomMunint

Description

@OudomMunint
  • For Intel / AMD x86 CPUs: L1, L2, L3
  • For Apple silicon arm64 CPUs: L1, L2
  • For L1: L1 data cache, L1 instruction cache.

Metadata

Metadata

Assignees

Labels

enhancementNew feature or request

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions