Display CPU cache hierarchy. #87

Open

Assignees

Labels

opened

on Feb 16, 2025

For Intel / AMD x86 CPUs: L1, L2, L3
For Apple silicon arm64 CPUs: L1, L2
For L1: L1 data cache, L1 instruction cache.

Metadata

Assignees

OudomMunint

Labels

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests