Interfaces This repo is a collection of SystemVerilog interfaces for common standard interfaces and protocols. Usage In general the interface repo is intended to be submoduled into another project. Protocols AXI-Stream Currently support