Skip to content

Commit 71127bf

Browse files
shiweishiwei
authored andcommitted
v7.52 add support for ART-PI
1 parent 14e2a4f commit 71127bf

45 files changed

Lines changed: 116 additions & 0 deletions

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

Doc/ReleaseNotes/ReleaseNotes_JLink.html

Lines changed: 116 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -187,6 +187,122 @@ <h1>Release notes for the J-Link / Flasher Software and Documentation Package</h
187187
</div>
188188
</div>
189189
</div>
190+
<div id="features" class="divider-global">
191+
<div class="container">
192+
<h2>Version V7.52 (2021-07-27)</h2>
193+
<div>
194+
<h3>DLL</h3>
195+
<ol>
196+
<li> Added native background memory access for Renesas RZ/A2M series so things like SEGGER RTT work without stop mode. </li>
197+
<li> Raspberry RP2040 improved SPI flash programmng speed. </li>
198+
<li> Added new reset strategy: Reset + Halt after bootloader using watchpoint. (https://wiki.segger.com/Reset_and_Halt_After_Bootloader) </li>
199+
<li> Added new J-Link Command String which can be uesed to specify the watchpoint address when using Reset + Halt after bootloader reset strategy. </li>
200+
<li> Added debug support for Microchip SAMA7G54. </li>
201+
<li> STM32U5 devices: Flash programming did not work properly when Trustzone was enabled and some sectors were set to non-secure while others were secure. Fixed. </li>
202+
<li> Added debug and internal flash programming support for Maxim MAX32655 series device. </li>
203+
<li> STM32L5: Flash programming did not work properly when Trustzone was enabled and some sectors were set to non-secure while others were secure. Fixed. </li>
204+
<li> ST STM32H7Axx series devices flash signal delay during flash programming. Fixed. </li>
205+
<li> Microchip ATSAML10 and ATSAML11 series devices added internal data flash programming support. </li>
206+
<li> NXP i.MXRT116x Cortex-M4 debug: Software breakpoints did not work correctly in case the LMem caches were enabled. Fixed. </li>
207+
<li> NXP i.MXRT116x series: Connect sequence to the Cortex-M4 failed under certain circumstances. Fixed. </li>
208+
<li> Windows: When selecting a J-Link before opening a connection to it (e.g. in the &quot;emulator selection&quot; dialog), the web control panel tray icon was already visible and redirected to an incorrect address. Fixed. </li>
209+
<li> Microchip SAM9X60 series devices were handled as ARM920T based while they are ARM926EJ-S based. Fixed. </li>
210+
<li> GigaDevice GD32F450xx series devices working RAM size, fixed. </li>
211+
<li> Added debug support for Syntacore SCR3 (RV32) device/core. </li>
212+
<li> Added debug and flash programming support for NXP MKE12Z series. </li>
213+
<li> Some device aliases were missing for the NXP MKE13Z series. Fixed. </li>
214+
<li> NXP i.MXRT116x series: Some devices passed by ARM KEIL MDK were not detected correctly. Fixed. </li>
215+
<li> GigaDevice GD32F450xx series devices: Due to wrong RAM size in MCU database, flash programming could fail. Fixed. </li>
216+
<li> NXP iMXRT11xx devices: The available QSPI memory range for FLEXSPI1 was falsly set to 64 MB instead of 256 MB. Fixed. </li>
217+
<li> Added debug support for SiLabs BGM220P device series. </li>
218+
<li> Added flash programming support for SiLabs BGM220P device series. </li>
219+
</ol>
220+
<h3>Flash programming</h3>
221+
<ol>
222+
<li> Cortex-A/R: During flash programming, CPSR.F was forcefully set to 0 which could lead to problems on devices with support for non-maskable FIQs (NMFI) like bthe Xilinx Zynq 7000 series devices. Fixed. </li>
223+
</ol>
224+
<h3>J-Flash</h3>
225+
<ol>
226+
<li> If a data file path in a J-Flash project file was a relative path, J-Flash would change the project settings to contain the absolute path and notify this as a project change to the user. Fixed. </li>
227+
<li> GigaDevice GD32F450xx series devices: Due to wrong RAM size in MCU database, flash programming and reading of more than 128 KB of flash at once, could fail. Fixed. </li>
228+
</ol>
229+
<h3>J-Link EDU Mini V1</h3>
230+
<ol>
231+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
232+
</ol>
233+
<h3>J-Link EDU/BASE/PLUS V10</h3>
234+
<ol>
235+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
236+
</ol>
237+
<h3>J-Link EDU/BASE/PLUS V11</h3>
238+
<ol>
239+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
240+
</ol>
241+
<h3>J-Link PRO V4</h3>
242+
<ol>
243+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
244+
</ol>
245+
<h3>J-Link PRO V5</h3>
246+
<ol>
247+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
248+
</ol>
249+
<h3>J-Link ULTRA+ V4</h3>
250+
<ol>
251+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
252+
</ol>
253+
<h3>J-Link ULTRA+ V5</h3>
254+
<ol>
255+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
256+
</ol>
257+
<h3>J-Link WiFi V1</h3>
258+
<ol>
259+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
260+
</ol>
261+
<h3>J-Link-OB-K22-RISCV</h3>
262+
<ol>
263+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
264+
</ol>
265+
<h3>J-Link-OB-K22-SiFive</h3>
266+
<ol>
267+
<li> RISC-V: RTT stop mode did not work. Fixed. </li>
268+
</ol>
269+
<h3>J-Trace PRO Cortex-M V1</h3>
270+
<ol>
271+
<li> nCS was released by accident when executing init/exit steps in J-Flash SPI. Fixed. </li>
272+
</ol>
273+
<h3>Open Flash Loader</h3>
274+
<ol>
275+
<li> Cortex-A/R: During flash programming, CPSR.F was forcefully set to 0 which could lead to problems on devices with support for non-maskable FIQs (NMFI) like bthe Xilinx Zynq 7000 series devices. Fixed. </li>
276+
</ol>
277+
<h3>RTT Viewer</h3>
278+
<ol>
279+
<li> If there are &lt; 2 recent devices, the device selection combobox will not show a selection button anymore. </li>
280+
</ol>
281+
<h3>Registration</h3>
282+
<ol>
283+
<li> The window title did not contain the correct product name (missing spaces) and was missing the version number as well as the company name. Fixed. </li>
284+
<li> Updated GUI. </li>
285+
<li> Updated J-Link picture. </li>
286+
<li> Added &quot;nickname&quot; column to J-Link table. </li>
287+
<li> Added button to refresh list. </li>
288+
<li> The window was not resizable. Fixed. </li>
289+
<li> Depending on the desktop resolution, some text was cut off. Fixed. </li>
290+
<li> Registering products did not work, log always reported &quot;Multiple selections detected&quot;. Fixed. </li>
291+
<li> Updated J-Link picture so it also contains J-Trace and Flasher. </li>
292+
<li> Updated references to &quot;J-Link&quot; or similar to say &quot;probes and programmers&quot; instead. </li>
293+
</ol>
294+
<h3>SDK</h3>
295+
<ol>
296+
<li> Windows: Added sample projects for handling multiple J-Link connections at once: MultiConnection_ChildProc, MultiConnection_ParentProc, MultiConnection_DLLCopies. </li>
297+
<li> JLINKARM_EMU_SelectIPBySN() did not work reliably, causing the following JLINKARM_Open() call to return error. Fixed. </li>
298+
</ol>
299+
<h3>UM08002</h3>
300+
<ol>
301+
<li> Added chapter &quot;Handling multiple connections at once&quot;. </li>
302+
</ol>
303+
</div>
304+
</div>
305+
</div>
190306
<div id="features" class="divider-global">
191307
<div class="container">
192308
<h2>Version V7.50a (2021-07-08)</h2>

Firmwares/JLink_OB_K22_RISCV.bin

-133 Bytes
Binary file not shown.

Firmwares/JLink_PRO_V5.bin

-61 Bytes
Binary file not shown.

Firmwares/JLink_PRO_V5_1.bin

-21 Bytes
Binary file not shown.

Firmwares/JLink_ULTRA_V5.bin

33 Bytes
Binary file not shown.

Firmwares/JLink_ULTRA_V5_1.bin

10 Bytes
Binary file not shown.

GDBServer/RTOSPlugin_ChibiOS.dll

0 Bytes
Binary file not shown.

GDBServer/RTOSPlugin_FreeRTOS.dll

0 Bytes
Binary file not shown.

GDBServer/RTOSPlugin_NuttX.dll

0 Bytes
Binary file not shown.

GDBServer/RTOSPlugin_Zephyr.dll

0 Bytes
Binary file not shown.

0 commit comments

Comments
 (0)