Skip to content

Commit 11a1348

Browse files
laideneRbb666
authored andcommitted
[docs][libcpu][arm][cortex-a] correct TLBIALL comments in start_gcc.S
1 parent ebe6584 commit 11a1348

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

libcpu/arm/cortex-a/start_gcc.S

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -182,7 +182,7 @@ continue_exit:
182182

183183
/* invalidate TLB, I-cache and branch predictor */
184184
mov r0, #0
185-
mcr p15, 0, r0, c8, c7, 0 /* ITLBIALL */
185+
mcr p15, 0, r0, c8, c7, 0 /* TLBIALL */
186186
mcr p15, 0, r0, c7, c5, 0 /* ICIALLU */
187187
mcr p15, 0, r0, c7, c5, 6 /* BPIALL */
188188
dsb
@@ -268,7 +268,7 @@ enable_mmu_page_table_early:
268268

269269
/* invalidate TLB, I-cache and branch predictor */
270270
mov r0, #0
271-
mcr p15, 0, r0, c8, c7, 0 /* ITLBIALL */
271+
mcr p15, 0, r0, c8, c7, 0 /* TLBIALL */
272272
mcr p15, 0, r0, c7, c5, 0 /* ICIALLU */
273273
mcr p15, 0, r0, c7, c5, 6 /* BPIALL */
274274

@@ -660,7 +660,7 @@ rt_hw_mmu_switch:
660660

661661
/* invalidate TLB, I-cache and branch predictor */
662662
mov r0, #0
663-
mcr p15, 0, r0, c8, c7, 0 /* ITLBIALL */
663+
mcr p15, 0, r0, c8, c7, 0 /* TLBIALL */
664664
mcr p15, 0, r0, c7, c5, 0 /* ICIALLU */
665665
mcr p15, 0, r0, c7, c5, 6 /* BPIALL */
666666

0 commit comments

Comments
 (0)