Skip to content

Commit 8ae719a

Browse files
committed
parser: add parser, sample for test_print
1 parent 1127f55 commit 8ae719a

5 files changed

Lines changed: 873 additions & 3 deletions

File tree

Cargo.toml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,3 +6,4 @@ edition = "2021"
66
[dependencies]
77
strum = "0.21.0"
88
strum_macros = "0.21.1"
9+
regex = "1.10.4"

src/instruction.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -347,7 +347,7 @@ impl Default for ArmInstruction {
347347
}
348348
}
349349

350-
#[derive(Debug)]
350+
#[derive(Debug, PartialEq, Eq, Clone)]
351351
pub enum RiscVVal {
352352
RiscVRegister(RiscVRegister),
353353
Immediate(i32),
@@ -370,7 +370,7 @@ impl Default for RiscVVal {
370370

371371
/// RISC-V Registers
372372
/// https://msyksphinz-self.github.io/riscv-isadoc/html/regs.html
373-
#[derive(Debug, EnumString, Default)]
373+
#[derive(Debug, EnumString, Default, PartialEq, Eq, Clone)]
374374
pub enum RiscVRegister {
375375
#[default]
376376
#[strum(serialize = "x0")]

src/lib.rs

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,4 @@
11
pub mod instruction;
2+
pub mod parser;
23
pub mod translate;
34
pub mod utils;

0 commit comments

Comments
 (0)