Skip to content
This repository was archived by the owner on Oct 15, 2024. It is now read-only.

Commit b4d31f5

Browse files
LynnL4LynnL4
committed
update arch mix bootloader project.
1 parent dfad981 commit b4d31f5

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

44 files changed

+11595
-921
lines changed

‎.gitignore‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
11
.vscode/
22
build/
33
examples/
4+
bootloaders/arch_mix/mdk/Objects/
5+
bootloaders/arch_mix/mdk/Listings/
6+
bootloaders/arch_mix/mdk/Listings/
7+
bootloaders/arch_mix/mdk/bootloader.uvguix.lht820

‎bootloaders/arch_mix/board/MIMXRT1052/MIMXRT1052xxxxx_flexspi_nor.scf‎

Lines changed: 88 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,88 @@
1+
#! armcc -E
2+
/*
3+
** ###################################################################
4+
** Processors: MIMXRT1052CVJ5B
5+
** MIMXRT1052CVL5B
6+
** MIMXRT1052DVJ6B
7+
** MIMXRT1052DVL6B
8+
**
9+
** Compiler: Keil ARM C/C++ Compiler
10+
** Reference manual: IMXRT1050RM Rev.1, 03/2018
11+
** Version: rev. 0.1, 2017-01-10
12+
** Build: b180801
13+
**
14+
** Abstract:
15+
** Linker file for the Keil ARM C/C++ Compiler
16+
**
17+
** Copyright 2016 Freescale Semiconductor, Inc.
18+
** Copyright 2016-2018 NXP
19+
**
20+
** SPDX-License-Identifier: BSD-3-Clause
21+
**
22+
** http: www.nxp.com
23+
** mail: support@nxp.com
24+
**
25+
** ###################################################################
26+
*/
27+
28+
#define m_flash_config_start 0x60000000
29+
#define m_flash_config_size 0x00001000
30+
31+
#define m_ivt_start 0x60001000
32+
#define m_ivt_size 0x00001000
33+
34+
#define m_interrupts_start 0x60002000
35+
#define m_interrupts_size 0x00000400
36+
37+
#define m_text_start 0x60002400
38+
#define m_text_size 0x0003C000
39+
40+
#define m_data_start 0x20000000
41+
#define m_data_size 0x0001FC00
42+
43+
#define m_data2_start 0x20200000
44+
#define m_data2_size 0x00040000
45+
46+
/* Sizes */
47+
#if (defined(__stack_size__))
48+
#define Stack_Size __stack_size__
49+
#else
50+
#define Stack_Size 0x0400
51+
#endif
52+
53+
#if (defined(__heap_size__))
54+
#define Heap_Size __heap_size__
55+
#else
56+
#define Heap_Size 0x0400
57+
#endif
58+
59+
LR_m_text m_flash_config_start m_text_start+m_text_size-m_flash_config_start { ; load region size_region
60+
RW_m_config_text m_flash_config_start FIXED m_flash_config_size { ; load address = execution address
61+
* (.boot_hdr.conf, +FIRST)
62+
}
63+
64+
RW_m_ivt_text m_ivt_start FIXED m_ivt_size { ; load address = execution address
65+
* (.boot_hdr.ivt, +FIRST)
66+
* (.boot_hdr.boot_data)
67+
* (.boot_hdr.dcd_data)
68+
}
69+
VECTOR_ROM m_interrupts_start FIXED m_interrupts_size { ; load address = execution address
70+
* (RESET,+FIRST)
71+
}
72+
ER_m_text m_text_start FIXED m_text_size { ; load address = execution address
73+
* (InRoot$$Sections)
74+
.ANY (+RO)
75+
}
76+
RW_m_data m_data_start m_data_size-Stack_Size-Heap_Size { ; RW data
77+
.ANY (+RW +ZI)
78+
/* Necessary to run flash routines from SRAM */
79+
flexspi_hyper_flash_ops.o (+RO +RW +ZI)
80+
fsl_flexspi.o (+RO +RW +ZI)
81+
* (NonCacheable.init)
82+
* (NonCacheable)
83+
}
84+
ARM_LIB_HEAP +0 EMPTY Heap_Size { ; Heap region growing up
85+
}
86+
ARM_LIB_STACK m_data_start+m_data_size EMPTY -0x4000 { ; Stack region growing down
87+
}
88+
}

bootloaders/arch_mix/board.c renamed to bootloaders/arch_mix/board/MIMXRT1052/board.c

File renamed without changes.

bootloaders/arch_mix/board.h renamed to bootloaders/arch_mix/board/MIMXRT1052/board.h

File renamed without changes.

bootloaders/arch_mix/clock_config.c renamed to bootloaders/arch_mix/board/MIMXRT1052/clock_config.c

File renamed without changes.

bootloaders/arch_mix/clock_config.h renamed to bootloaders/arch_mix/board/MIMXRT1052/clock_config.h

File renamed without changes.

bootloaders/arch_mix/pin_mux.c renamed to bootloaders/arch_mix/board/MIMXRT1052/pin_mux.c

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -79,6 +79,7 @@ void BOARD_InitBootPins(void) {
7979
* END ****************************************************************************************************************/
8080
void BOARD_InitPins(void) {
8181
CLOCK_EnableClock(kCLOCK_Iomuxc); /* iomuxc clock (iomuxc_clk_enable): 0x03u */
82+
8283

8384
IOMUXC_SetPinMux(
8485
IOMUXC_GPIO_AD_B0_12_LPUART1_TX, /* GPIO_AD_B0_12 is configured as LPUART1_TX */
@@ -262,6 +263,46 @@ void BOARD_InitPins(void) {
262263
Pull / Keep Select Field: Keeper
263264
Pull Up / Down Config. Field: 100K Ohm Pull Down
264265
Hyst. Enable Field: Hysteresis Disabled */
266+
267+
IOMUXC_SetPinMux(
268+
IOMUXC_GPIO_AD_B0_09_GPIO1_IO09, /* GPIO_AD_B0_09 is configured as GPIO1_IO09 */
269+
0U); /* Software Input On Field: Input Path is determined by functionality */
270+
IOMUXC_SetPinConfig(
271+
IOMUXC_GPIO_AD_B0_09_GPIO1_IO09, /* GPIO_AD_B0_09 PAD functional properties : */
272+
0x10B0U); /* Slew Rate Field: Slow Slew Rate
273+
Drive Strength Field: R0/6
274+
Speed Field: medium(100MHz)
275+
Open Drain Enable Field: Open Drain Disabled
276+
Pull / Keep Enable Field: Pull/Keeper Enabled
277+
Pull / Keep Select Field: Keeper
278+
Pull Up / Down Config. Field: 100K Ohm Pull Down
279+
Hyst. Enable Field: Hysteresis Disabled */
280+
IOMUXC_SetPinMux(
281+
IOMUXC_GPIO_AD_B0_10_GPIO1_IO10, /* GPIO_AD_B0_10 is configured as GPIO1_IO10 */
282+
0U); /* Software Input On Field: Input Path is determined by functionality */
283+
IOMUXC_SetPinConfig(
284+
IOMUXC_GPIO_AD_B0_10_GPIO1_IO10, /* GPIO_AD_B0_10 PAD functional properties : */
285+
0x10B0U); /* Slew Rate Field: Slow Slew Rate
286+
Drive Strength Field: R0/6
287+
Speed Field: medium(100MHz)
288+
Open Drain Enable Field: Open Drain Disabled
289+
Pull / Keep Enable Field: Pull/Keeper Enabled
290+
Pull / Keep Select Field: Keeper
291+
Pull Up / Down Config. Field: 100K Ohm Pull Down
292+
Hyst. Enable Field: Hysteresis Disabled */
293+
IOMUXC_SetPinMux(
294+
IOMUXC_GPIO_AD_B0_11_GPIO1_IO11, /* GPIO_AD_B0_11is configured as GPIO1_IO11 */
295+
0U); /* Software Input On Field: Input Path is determined by functionality */
296+
IOMUXC_SetPinConfig(
297+
IOMUXC_GPIO_AD_B0_11_GPIO1_IO11, /* GPIO_AD_B0_011 PAD functional properties : */
298+
0x10B0U); /* Slew Rate Field: Slow Slew Rate
299+
Drive Strength Field: R0/6
300+
Speed Field: medium(100MHz)
301+
Open Drain Enable Field: Open Drain Disabled
302+
Pull / Keep Enable Field: Pull/Keeper Enabled
303+
Pull / Keep Select Field: Keeper
304+
Pull Up / Down Config. Field: 100K Ohm Pull Down
305+
Hyst. Enable Field: Hysteresis Disabled */
265306
}
266307

267308
/***********************************************************************************************************************

bootloaders/arch_mix/pin_mux.h renamed to bootloaders/arch_mix/board/MIMXRT1052/pin_mux.h

File renamed without changes.

0 commit comments

Comments
 (0)