We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 25cd565 commit d7f9ff1Copy full SHA for d7f9ff1
1 file changed
megaavr/cores/megatinycore/wiring_micros_ISR.h
@@ -822,6 +822,8 @@ __attribute__ ((noinline)) void _delayMicroseconds(unsigned int us) {
822
823
824
// Now for the ISRs. This gets a little bit more interesting now...
825
+
826
+#if !defined(MILLIS_USE_TIMERNONE)
827
#if defined (MILLIS_USE_TIMERRTC)
828
ISR(MILLIS_TIMER_VECTOR) {
829
if (RTC.INTFLAGS & RTC_OVF_bm) {
@@ -1020,11 +1022,4 @@ __attribute__ ((noinline)) void _delayMicroseconds(unsigned int us) {
1020
1022
1021
1023
}
1024
#endif /* defined (MILLIS_USE_TIMERRTC)*/
-
1025
1026
1027
1028
1029
1030
+#endif
0 commit comments