-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathTrain.flow.rpt
More file actions
119 lines (98 loc) · 6.83 KB
/
Copy pathTrain.flow.rpt
File metadata and controls
119 lines (98 loc) · 6.83 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
Flow report for Train
Tue Apr 03 13:42:44 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+--------------------------------------------------------------------------+
; Flow Summary ;
+-------------------------------+------------------------------------------+
; Flow Status ; Successful - Tue Apr 03 13:42:44 2018 ;
; Quartus II Version ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name ; Train ;
; Top-level Entity Name ; train ;
; Family ; Stratix II ;
; Met timing requirements ; No ;
; Logic utilization ; 4 % ;
; Combinational ALUTs ; 403 / 12,480 ( 3 % ) ;
; Dedicated logic registers ; 242 / 12,480 ( 2 % ) ;
; Total registers ; 242 ;
; Total pins ; 26 / 343 ( 8 % ) ;
; Total virtual pins ; 0 ;
; Total block memory bits ; 4,096 / 419,328 ( < 1 % ) ;
; DSP block 9-bit elements ; 0 / 96 ( 0 % ) ;
; Total PLLs ; 1 / 6 ( 17 % ) ;
; Total DLLs ; 0 / 2 ( 0 % ) ;
; Device ; EP2S15F484C3 ;
; Timing Models ; Final ;
+-------------------------------+------------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 04/03/2018 13:42:29 ;
; Main task ; Compilation ;
; Revision Name ; Train ;
+-------------------+---------------------+
+----------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+------------------------+--------------------------------+---------------+-------------+------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+------------------------+--------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID ; 45015788698966.152275934901036 ; -- ; -- ; -- ;
; FMAX_REQUIREMENT ; 50 MHz ; -- ; -- ; -- ;
; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ;
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ;
+------------------------+--------------------------------+---------------+-------------+------------+
+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:03 ; 1.0 ; 318 MB ; 00:00:04 ;
; Fitter ; 00:00:05 ; 1.3 ; 369 MB ; 00:00:06 ;
; Assembler ; 00:00:01 ; 1.0 ; 300 MB ; 00:00:02 ;
; Classic Timing Analyzer ; 00:00:01 ; 1.0 ; 234 MB ; 00:00:01 ;
; Total ; 00:00:10 ; -- ; -- ; 00:00:13 ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
+------------------------------------------------------------------------------------------+
; Flow OS Summary ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-M05RJ3L ; Windows Vista ; 6.2 ; x86_64 ;
; Fitter ; DESKTOP-M05RJ3L ; Windows Vista ; 6.2 ; x86_64 ;
; Assembler ; DESKTOP-M05RJ3L ; Windows Vista ; 6.2 ; x86_64 ;
; Classic Timing Analyzer ; DESKTOP-M05RJ3L ; Windows Vista ; 6.2 ; x86_64 ;
+-------------------------+------------------+---------------+------------+----------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Train -c Train
quartus_fit --read_settings_files=off --write_settings_files=off Train -c Train
quartus_asm --read_settings_files=off --write_settings_files=off Train -c Train
quartus_tan --read_settings_files=off --write_settings_files=off Train -c Train --timing_analysis_only