Skip to content

Commit 053cb01

Browse files
committed
feat(linux): Update 11.02 Release Notes Errata info
Update the 11.02 release notes errata and workaround information to include only Jacinto specific platform data and remove the rest. Signed-off-by: Hari Prasath Gujulan Elango <gehariprasath@ti.com>
1 parent 766ab09 commit 053cb01

1 file changed

Lines changed: 10 additions & 102 deletions

File tree

source/devices/J7_Family/linux/Release_Specific_Release_Notes.rst

Lines changed: 10 additions & 102 deletions
Original file line numberDiff line numberDiff line change
@@ -290,109 +290,17 @@ Errata Workarounds Available in this Release
290290
--------------------------------------------
291291
.. csv-table::
292292
:header: "Record ID", "Title", "Platform"
293-
:widths: 15, 30, 150
294-
295-
"LCPD-44174","Add workaround for SE in C7x boot sequence"
296-
"LCPD-38547","PRU_ICSSG: DOC: Undefined labels"
297-
"LCPD-37965","BCDMA: RX Channel can lockup in certain scenarios"
298-
"LCPD-37352","USB2 PHY locks up due to short suspend"
299-
"LCPD-37081","USB2 PHY locks up due to short suspend"
300-
"LCPD-32855","VTM: Temperature Monitors (TEMPSENSORs) should use a software trimming method"
301-
"LCPD-32825","PCIe: ls -al /dev/disk/by-id shows no nvme device"
302-
"LCPD-32351","MMCSD: HS200 and SDR104 Command Timeout Window Too Small"
303-
"LCPD-28496","CPSW: Device lockup when reading CPSW registers"
304-
"LCPD-27887","i2327: RTC: Hardware wakeup event limitation"
305-
"LCPD-27886","USART: Erroneous clear/trigger of timeout interrupt"
306-
"LCPD-25264","BCDMA: Blockcopy Gets Corrupted if TR Read Responses Interleave with Source Data Fetch"
307-
"LCPD-24274","PCIe: Link up failure when unused lanes are not assigned to PCIe Controller"
308-
"LCPD-22905","UDMA: TR15 hangs if ICNT0 is less than 64 bytes"
309-
"LCPD-22890","PCIe: Link up failure when unused lanes are not assigned to PCIe Controller"
310-
"LCPD-22576","UART: Possible underflow condition when using EDMA with UART1, UART2, UART3"
311-
"LCPD-22573","DPHY: Reset sequence issue can lead to undefined module behavior"
312-
"LCPD-22544","DDR: LPDDR4 should be configured to 2666 MT/S"
313-
"LCPD-22543","CPSW: ALE IET Express Packet Drops"
314-
"LCPD-22424","PCIe: SERDES output reference clock cannot be used"
315-
"LCPD-22293","UFS: Auto-Hibernate can cause false entry/exit errors"
316-
"LCPD-22249","UDMA: Force teardown bitfield readback is masked in realtime TX/RX registers"
317-
"LCPD-20123","MPU COUNTER_REALTIME saturates after several hundred days"
318-
"LCPD-19987","UDMAP: Spurious ECC errors due to MAIN/MCU NAVSS rofifo_wr_byten issue"
319-
"LCPD-19986","UDMAP: TX Channel SA2UL teardown issue"
320-
"LCPD-19966","I3C: SDAPULLEN drives low instead of Hi-Z"
321-
"LCPD-19965","OSPI PHY Controller Bug Affecting Read Transactions"
322-
"LCPD-19874","PSIL: Clock stop operation can result in undefined behavior"
323-
"LCPD-19811","CPSW: ALE incorrectly routes packets with CRC errors"
324-
"LCPD-19586","USB: 2.0 PHY hangs if received signal amplitude crosses squelch threshold multiple times within the same packet"
325-
"LCPD-19561","R5FSS: Lock-step mode of operation is not functional"
326-
"LCPD-19447","DSS: Disabling a layer connected to Overlay may result in synclost during the next frame"
327-
"LCPD-19068","DSS: Disabling a layer connected to Overlay may result in synclost during the next frame"
328-
"LCPD-19056","USB: DMA hangs if USB reset is received during DMA transfer in device mode"
329-
"LCPD-19048","USB: Invalid termination of DMA transfer for endpoint following Isochronous endpoint in Superspeed device mode"
330-
"LCPD-19047","USB: Race condition while reading TRB from system memory in device mode"
331-
"LCPD-19041","PCIe: End of Interrupt (EOI) not enabled for PCIe legacy interrupts"
332-
"LCPD-19032","CPSW: CPSW Does Not Support Intersperced Express Traffic (IET – P802.3br/D2.0) In 10/100Mbps Mode"
333-
"LCPD-19031","[CPTS] GENF (and ESTF) Reconfiguration Issue"
334-
"LCPD-19030","USB: USB2PHY Charger Detect is enabled by default without VBUS presence"
335-
"LCPD-19029","PCI-Express (PCIe) May Corrupt Inbound Data"
336-
"LCPD-19028","DSS : DSS DPI Interface does not support BT.656 and BT.1120 output modes"
337-
"LCPD-19027","CPSW does not support CPPI receive checksum (Host to Ethernet) offload feature"
338-
"LCPD-19026","MMCSD: Negative Current from UHS-I PHY May Create an Over-Voltage Condition on VDDS6 and VDDS7 which exposes the Device to a Significant Reliability Risk"
339-
"LCPD-19025","IO, MMCSD: Incorrect IO Power Supply Connectivity Prevent Dynamic Voltage Change on VDDSHV6 and VDDSHV7"
340-
"LCPD-19024","RINGACC and UDMA ring state interoperability issue after channel teardown"
341-
"LCPD-19022","UDMA-P Real-time Remote Peer Registers not Functional Across UDMA-P Domains"
342-
"LCPD-18999","PCIe: Endpoint destination select attribute (ASEL) based routing issue"
343-
"LCPD-18996","Hyperflash: Hyperflash is not functional"
344-
"LCPD-18995","OSPI: OSPI Boot doesn't support some xSPI modes or xSPI devices"
345-
"LCPD-18981","UDMAP: Packet mode descriptor Address Space Select Field Restrictions"
346-
"LCPD-18980","PCIe: Gen2 capable endpoint devices always enumerate as Gen1"
347-
"LCPD-18979","MCAN: Message Transmitted with Wrong Arbitration and Control Fields (Early Start of Frame)"
348-
"LCPD-18952","DSS : DSS Does Not Support YUV Pixel Data Formats"
349-
"LCPD-17806","Cortex-R5F: Deadlock might occur when one or more MPU regions is configured for write allocate mode"
350-
"LCPD-17788","PCI-Express: GEN3 (8GT/s) Operation Not Supported."
351-
"LCPD-17786","UART: Spurious UART Interrupts When Using DMA"
352-
"LCPD-17784","CPSW: CPSW Does Not Support Intersperced Express Traffic (IET – P802.3br/D2.0) In 10/100Mbps Mode"
353-
"LCPD-17783","USB: USB2PHY Charger Detect is enabled by default without VBUS presence"
354-
"LCPD-17333","[CPTS] GENF (and ESTF) Reconfiguration Issue"
355-
"LCPD-17220","U-Boot Hyperbus: Hyperflash reads limited to 125MHz max. frequency"
356-
"LCPD-16904","PCIe: Unsupported request (UR) or Configuration Request Retry Status (CRS) in configuration completion response packets results in external abort"
357-
"LCPD-16643","Hyperbus: Hyperflash reads limited to 125MHz max. frequency"
358-
"LCPD-16605","MMC: MMC1/2 Speed Issue"
359-
"LCPD-16538","PCI-Express (PCIe) May Corrupt Inbound Data"
360-
"LCPD-14941","RINGACC and UDMA ring state interoperability issue after channel teardown"
361-
"LCPD-14579","DSS : DSS Does Not Support YUV Pixel Data Formats"
362-
"LCPD-14577","CPSW does not support CPPI receive checksum (Host to Ethernet) offload feature"
363-
"LCPD-14187","UDMA-P Real-time Remote Peer Registers not Functional Across UDMA-P Domains"
364-
"LCPD-14185","MSMC: Non-coherent memory access to coherent memory can cause invalidation of snoop filter"
365-
"LCPD-14184","USB: SuperSpeed USB Non-Functional"
366-
"LCPD-9084","i887: Software workaround to limit mmc3 speed to 64MHz"
367-
"LCPD-8294","37 pins + VOUT pins need slow slew enabled for timing and reliability respectively"
368-
"LCPD-8277","u-boot: j6: SATA is not shutdown correctly as per errata i818"
369-
"LCPD-7642","MMC/SD: i832: return DLL to default reset state with CLK gated if not in SDR104/HS200 mode."
370-
"LCPD-6907","Workaround errata i880 for RGMII2 is missing"
371-
"LCPD-5931","DRA7xx: AM57xx: mmc: upstream errata workaround for i834"
372-
"LCPD-5924","ALL: CONNECTIVITY: CPSW: errata i877 workarround for cpsw"
373-
"LCPD-5836","CAL: Errata: i913: CSI2 LDO needs to be disabled when module is powered on"
374-
"LCPD-5309","i896: USB Port disable doesnt work"
375-
"LCPD-5308","i897: USB Stop Endpoint doesnt work in certain circumstances"
376-
"LCPD-5052","Upstream: Post the dmtimer errata fix for i874"
377-
"LCPD-4975","DSS AM5/DRA7: implement WA for errata i886"
378-
"LCPD-4912","DRA7: USB: Implement ErrataID_i896_PED_issue"
379-
"LCPD-4910","J6/OMAP5: errata i810 implementation"
380-
"LCPD-4648","[rpmsg 2014 LTS] Implement errata i879 - DSP MStandby requires CD_EMU in SW_WKUP"
381-
"LCPD-4647","[rpmsg 2015 LTS] Implement errata i879 - DSP MStandby requires CD_EMU in SW_WKUP"
382-
"LCPD-4225","J6: Errata: i834: Investigate possibility of software workaround"
383-
"LCPD-4218","Implement Workaround for Errata i813 - Spurious Thermal Alert Generation When Temperature Remains in Expected Range"
384-
"LCPD-4217","Implement Workaround for Errata i814 - Bandgap Temperature read Dtemp can be corrupted"
385-
"LCPD-4195","J6: SATA: Investigate applicability of i807"
386-
"LCPD-4184","Implement workaround for errata i814 - Bandgap Temperature read Dtemp can be corrupted"
387-
"LCPD-1776","[J6 SATA Adaptation] J6 - Errata i783, SATA Lockup After SATA DPLL Unlock/Relock"
388-
"LCPD-1188","J6: Baseport: Errata i877: RGMII clocks must be enabled to avoid IO timing degradation due to Assymetric Aging"
389-
"LCPD-1146","DMM hang: Errata VAYU-BUG02976 (i878) (register part)"
390-
"LCPD-1108","J6: Wrong Access In 1D Burst For YUV4:2:0-NV12 Format (Errata i631)"
391-
"LCPD-1087","J6: MMC: Errata: i802: OMAP5430 MMCHS: DCRC errors during tuning procedure"
392-
"LCPD-976","J6/J6eco: 32clk is psuedo (erratum i856) - clock source"
393-
"LCPD-975","J6/J6eco: 32clk is psuedo (erratum i856) - realtime counter"
394-
"LCPD-876","OMAP5: Errata i810: DPLL Controller Sticks when left clock requests are removed"
293+
:widths: 15, 70, 20
395294

295+
"LCPD-44174","Add workaround for SE in C7x boot sequence","j721s2-evm,j784s4-evm"
296+
"LCPD-27886","USART: Erroneous clear/trigger of timeout interrupt","am62axx_sk-fs,am62xx-sk,am62xxsip_sk-fs,am62xxsip_sk-se,am64xx-evm,j7200-evm,j721e-idk-gw,j784s4-evm,j784s4-hsevm"
297+
"LCPD-22905","UDMA: TR15 hangs if ICNT0 is less than 64 bytes","am654x-evm,j721e-idk-gw"
298+
"LCPD-22544","DDR: LPDDR4 should be configured to 2666 MT/S","j7200-evm"
299+
"LCPD-19965","OSPI PHY Controller Bug Affecting Read Transactions","am64xx-evm,am654x-idk,j7200-evm,j721e-idk-gw"
300+
"LCPD-19068","DSS: Disabling a layer connected to Overlay may result in synclost during the next frame","j721e-evm,j721e-evm-ivi,j721e-idk-gw"
301+
"LCPD-19047","USB: Race condition while reading TRB from system memory in device mode","j721e-evm,j721e-evm-ivi,j721e-hsevm,j721e-idk-gw"
302+
"LCPD-17220","U-Boot Hyperbus: Hyperflash reads limited to 125MHz max. frequency","j721e-idk-gw"
303+
"LCPD-16605","MMC: MMC1/2 Speed Issue","j721e-evm,j721e-evm-ivi,j721e-idk-gw"
396304

397305

398306
|

0 commit comments

Comments
 (0)