@@ -11,7 +11,7 @@ module ram_2048x39(CLK, ADR, D, Q, WE);
1111 wire n_21;
1212 gf12_1rf_lg11_w40_all mem (.CLK (CLK), .Q ({Q_int[39 ], Q}), .CEN
1313 (1'b1 ), .GWEN (n_21), .A (ADR), .D ({1'b0 , D}), .EMA (3'b011 ),
14- .EMAW (2'b01 ), .RET1N (1'b1 ));
14+ .EMAW (2'b01 ), .EMAS ( 1'b0 ), .STOV ( 1'b0 ), . RET1N (1'b1 ));
1515 assign n_21 = ~ (WE);
1616endmodule
1717
@@ -28,7 +28,7 @@ module ram_64x21(CLK, ADR, D, Q, WE);
2828 wire n_16;
2929 gf12_1rf_lg6_w22_all mem (.CLK (CLK), .Q ({Q_int[21 ], Q}), .CEN
3030 (1'b1 ), .GWEN (n_16), .A (ADR), .D ({1'b0 , D}), .EMA (3'b011 ),
31- .EMAW (2'b01 ), .RET1N (1'b1 ));
31+ .EMAW (2'b01 ), .EMAS ( 1'b0 ), .STOV ( 1'b0 ), . RET1N (1'b1 ));
3232 assign n_16 = ~ (WE);
3333endmodule
3434
@@ -43,7 +43,7 @@ module ram_256x34(CLK, ADR, D, Q, WE);
4343 wire [33 :0 ] Q;
4444 wire n_51;
4545 gf12_1rf_lg8_w34_all mem (.CLK (CLK), .Q (Q), .CEN (1'b1 ), .GWEN
46- (n_51), .A (ADR), .D (D), .EMA (3'b011 ), .EMAW (2'b01 ), .RET1N
47- (1'b1 ));
46+ (n_51), .A (ADR), .D (D), .EMA (3'b011 ), .EMAW (2'b01 ),
47+ .EMAS ( 1'b0 ), .STOV ( 1'b0 ), .RET1N (1'b1 ));
4848 assign n_51 = ~ (WE);
4949endmodule
0 commit comments