Skip to content

Commit 1438c8c

Browse files
malibertymaliberty
authored
Merge pull request #3879 from The-OpenROAD-Project-staging/update_designs_config
update core util and clock period of few designs
2 parents baa4457 + 3bb5ba4 commit 1438c8c

9 files changed

Lines changed: 24 additions & 24 deletions

File tree

‎flow/designs/gf12/jpeg/config.mk‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@ export VERILOG_INCLUDE_DIRS = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/include
88
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
99
export ABC_AREA = 1
1010

11-
export CORE_UTILIZATION = 40
11+
export CORE_UTILIZATION = 45
1212
export CORE_ASPECT_RATIO = 1
1313
export CORE_MARGIN = 2
1414

‎flow/designs/gf12/jpeg/constraint.sdc‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@ current_design jpeg_encoder
22

33
set clk_name clk
44
set clk_port_name clk
5-
set clk_period 770
5+
set clk_period 500
66
set clk_io_pct 0.2
77

88
set clk_port [get_ports $clk_port_name]

‎flow/designs/sky130hd/aes/config.mk‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,11 +7,11 @@ export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.
77

88
export PLACE_PINS_ARGS = -min_distance 4 -min_distance_in_tracks
99

10-
export CORE_UTILIZATION = 20
10+
export CORE_UTILIZATION = 35
1111
export CORE_ASPECT_RATIO = 1
1212
export CORE_MARGIN = 2
1313

14-
export PLACE_DENSITY = 0.6
14+
export PLACE_DENSITY_LB_ADDON = 0.2
1515
export TNS_END_PERCENT = 100
1616

1717
export FASTROUTE_TCL = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/fastroute.tcl

‎flow/designs/sky130hd/aes/constraint.sdc‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,7 @@ current_design aes_cipher_top
22

33
set clk_name clk
44
set clk_port_name clk
5-
set clk_period 4.5
5+
set clk_period 3.6
66
set clk_io_pct 0.2
77

88
set clk_port [get_ports $clk_port_name]

‎flow/designs/sky130hd/aes/rules-base.json‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -48,11 +48,11 @@
4848
"compare": "<="
4949
},
5050
"globalroute__timing__setup__ws": {
51-
"value": -0.225,
51+
"value": -0.429,
5252
"compare": ">="
5353
},
5454
"globalroute__timing__setup__tns": {
55-
"value": -0.9,
55+
"value": -7.58,
5656
"compare": ">="
5757
},
5858
"globalroute__timing__hold__ws": {
@@ -84,7 +84,7 @@
8484
"compare": ">="
8585
},
8686
"finish__timing__setup__tns": {
87-
"value": -0.9,
87+
"value": -1.81,
8888
"compare": ">="
8989
},
9090
"finish__timing__hold__ws": {

‎flow/designs/sky130hs/riscv32i/config.mk‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,8 +5,8 @@ export PLATFORM = sky130hs
55
export VERILOG_FILES = $(sort $(wildcard $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/*.v))
66
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/constraint.sdc
77

8-
export CORE_UTILIZATION = 45
9-
export PLACE_DENSITY_LB_ADDON = 0.2
8+
export CORE_UTILIZATION = 60
9+
export PLACE_DENSITY_LB_ADDON = 0.1
1010
# many east pins cause global routing congestion
1111
export PLACE_PINS_ARGS=-min_distance 6 -min_distance_in_tracks
1212
export TNS_END_PERCENT = 100

‎flow/designs/sky130hs/riscv32i/constraint.sdc‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
set clk_name clk
22
set clk_port_name clk
3-
set clk_period 4.8
3+
set clk_period 4.0
44
set clk_io_pct 0.2
55

66
set clk_port [get_ports $clk_port_name]

‎flow/designs/sky130hs/riscv32i/rules-base.json‎

Lines changed: 12 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -28,39 +28,39 @@
2828
"compare": "<="
2929
},
3030
"cts__timing__setup__ws": {
31-
"value": -0.254,
31+
"value": -0.738,
3232
"compare": ">="
3333
},
3434
"cts__timing__setup__tns": {
35-
"value": -0.976,
35+
"value": -28.3,
3636
"compare": ">="
3737
},
3838
"cts__timing__hold__ws": {
39-
"value": -0.24,
39+
"value": -0.2,
4040
"compare": ">="
4141
},
4242
"cts__timing__hold__tns": {
43-
"value": -0.96,
43+
"value": -0.8,
4444
"compare": ">="
4545
},
4646
"globalroute__antenna_diodes_count": {
4747
"value": 100,
4848
"compare": "<="
4949
},
5050
"globalroute__timing__setup__ws": {
51-
"value": -0.485,
51+
"value": -0.97,
5252
"compare": ">="
5353
},
5454
"globalroute__timing__setup__tns": {
55-
"value": -7.02,
55+
"value": -463.0,
5656
"compare": ">="
5757
},
5858
"globalroute__timing__hold__ws": {
59-
"value": -0.24,
59+
"value": -0.2,
6060
"compare": ">="
6161
},
6262
"globalroute__timing__hold__tns": {
63-
"value": -0.96,
63+
"value": -0.8,
6464
"compare": ">="
6565
},
6666
"detailedroute__route__wirelength": {
@@ -80,19 +80,19 @@
8080
"compare": "<="
8181
},
8282
"finish__timing__setup__ws": {
83-
"value": -0.281,
83+
"value": -0.823,
8484
"compare": ">="
8585
},
8686
"finish__timing__setup__tns": {
87-
"value": -1.05,
87+
"value": -211.0,
8888
"compare": ">="
8989
},
9090
"finish__timing__hold__ws": {
91-
"value": -0.24,
91+
"value": -0.2,
9292
"compare": ">="
9393
},
9494
"finish__timing__hold__tns": {
95-
"value": -0.96,
95+
"value": -0.8,
9696
"compare": ">="
9797
},
9898
"finish__design__instance__area": {

‎tools/OpenROAD‎

Submodule OpenROAD updated 50 files

0 commit comments

Comments
 (0)