Commit 407f249
committed
gt2n: set MAX_ROUTING_LAYER per design instead of platform-wide
The platform exposes metal up to M13, but the reference designs route well
below that (gcd uses up to M5, jpeg M9, aes M10; layers above carry no wire).
Pinning MAX_ROUTING_LAYER at the platform M13 top forced detailed routing to
build its grid graph, via stack, and DRC checks across the full layer range
for every design, inflating runtime and memory.
Move MAX_ROUTING_LAYER out of the platform config (leaving a comment) and set
it per design at the highest layer each actually uses. gcd@M5 was verified to
route DRC-clean; aes/jpeg caps only drop layers that carry zero wire.
Signed-off-by: mrg <mrg@ucsc.edu>1 parent 697d79f commit 407f249
4 files changed
Lines changed: 21 additions & 1 deletion
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
17 | 17 | | |
18 | 18 | | |
19 | 19 | | |
| 20 | + | |
| 21 | + | |
| 22 | + | |
| 23 | + | |
| 24 | + | |
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
9 | 9 | | |
10 | 10 | | |
11 | 11 | | |
| 12 | + | |
| 13 | + | |
| 14 | + | |
| 15 | + | |
| 16 | + | |
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
14 | 14 | | |
15 | 15 | | |
16 | 16 | | |
| 17 | + | |
| 18 | + | |
| 19 | + | |
| 20 | + | |
| 21 | + | |
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
118 | 118 | | |
119 | 119 | | |
120 | 120 | | |
121 | | - | |
| 121 | + | |
| 122 | + | |
| 123 | + | |
| 124 | + | |
| 125 | + | |
| 126 | + | |
122 | 127 | | |
123 | 128 | | |
124 | 129 | | |
| |||
0 commit comments