We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents ccf22d3 + b193d49 commit 738bc90Copy full SHA for 738bc90
1 file changed
flow/designs/asap7/riscv32i/config.mk
@@ -10,8 +10,8 @@ export VERILOG_FILES = $(sort $(wildcard $(DESIGN_HOME)/src/riscv32i/*.v))
10
export SDC_FILE = $(DESIGN_HOME)/$(PLATFORM)/riscv32i/constraint.sdc
11
12
ifeq ($(BLOCKS),)
13
- export ADDITIONAL_LEFS = ./platforms/$(PLATFORM)/lef/fakeram7_256x32.lef
14
- export ADDITIONAL_LIBS = $(LIB_DIR)/fakeram7_256x32.lib
+ export ADDITIONAL_LEFS = $(PLATFORM_DIR)/lef/fakeram7_256x32.lef
+ export ADDITIONAL_LIBS = $(PLATFORM_DIR)/lib/NLDM/fakeram7_256x32.lib
15
endif
16
17
export CORE_UTILIZATION = 62
0 commit comments