From 732bf73e243d6e9ab5ec0542dd78f59c34bc16a5 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Mon, 15 Jun 2026 10:27:31 +0900 Subject: [PATCH 1/9] flow: Use virtual clocks for IO delays Create virtual IO reference clocks for SDC input and output delay constraints so post-CTS propagated real clocks do not become the external timing reference. Propagate only the real design clocks in post-CTS SDCs while preserving virtual clock latency for IO timing. Update the OpenROAD submodule pointer to include the CTS virtual clock latency fix used by these constraints. Signed-off-by: Jaehyun Kim --- flow/designs/asap7/aes-mbff/rules-base.json | 4 +- flow/designs/asap7/aes/constraint.sdc | 8 +- flow/designs/asap7/aes/rules-base.json | 2 +- flow/designs/asap7/ethmac/constraint.sdc | 30 +- flow/designs/asap7/ethmac/rules-base.json | 2 +- flow/designs/asap7/ethmac_lvt/constraint.sdc | 30 +- flow/designs/asap7/ethmac_lvt/rules-base.json | 6 +- flow/designs/asap7/gcd-ccs/rules-base.json | 4 +- flow/designs/asap7/gcd/constraint.sdc | 8 +- flow/designs/asap7/gcd/rules-base.json | 2 +- flow/designs/asap7/ibex/constraint.sdc | 8 +- .../asap7/ibex/constraint_pos_slack.sdc | 8 +- flow/designs/asap7/ibex/rules-base.json | 2 +- flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc | 97 +- flow/designs/asap7/jpeg/rules-base.json | 2 +- .../asap7/riscv32i-mock-sram/rules-base.json | 6 +- flow/designs/asap7/riscv32i/constraint.sdc | 8 +- flow/designs/asap7/riscv32i/rules-base.json | 2 +- flow/designs/asap7/uart/constraint.sdc | 8 +- flow/designs/asap7/uart/rules-base.json | 2 +- flow/designs/gf12/aes/constraint.sdc | 8 +- flow/designs/gf12/aes/rules-base.json | 2 +- flow/designs/gf12/ariane/constraint.sdc | 991 +- flow/designs/gf12/ariane/constraint_hier.sdc | 991 +- flow/designs/gf12/ariane/rules-base.json | 2 +- flow/designs/gf12/coyote/constraint.sdc | 1570 +- flow/designs/gf12/coyote/constraint_hier.sdc | 1570 +- flow/designs/gf12/coyote/rules-base.json | 2 +- flow/designs/gf12/gcd/constraint.sdc | 8 +- flow/designs/gf12/gcd/rules-base.json | 2 +- flow/designs/gf12/ibex/constraint.sdc | 8 +- flow/designs/gf12/ibex/rules-base.json | 2 +- flow/designs/gf12/jpeg/constraint.sdc | 8 +- flow/designs/gf12/jpeg/rules-base.json | 2 +- .../designs/gf12/swerv_wrapper/constraint.sdc | 14 +- .../gf12/swerv_wrapper/rules-base.json | 2 +- flow/designs/gf12/tinyRocket/constraint.sdc | 8 +- flow/designs/gf12/tinyRocket/rules-base.json | 2 +- flow/designs/gf180/aes-hybrid/rules-base.json | 4 +- flow/designs/gf180/aes/constraint.sdc | 8 +- flow/designs/gf180/aes/rules-base.json | 8 +- flow/designs/gf180/ibex/constraint.sdc | 8 +- flow/designs/gf180/ibex/rules-base.json | 8 +- flow/designs/gf180/jpeg/constraint.sdc | 8 +- flow/designs/gf180/jpeg/rules-base.json | 2 +- flow/designs/gf180/riscv32i/constraint.sdc | 8 +- flow/designs/gf180/riscv32i/rules-base.json | 2 +- flow/designs/gf180/uart-blocks/constraint.sdc | 8 +- .../designs/gf180/uart-blocks/rules-base.json | 2 +- .../gf180/uart-blocks/uart_rx/constraint.sdc | 8 +- flow/designs/ihp-sg13g2/aes/constraint.sdc | 8 +- flow/designs/ihp-sg13g2/aes/rules-base.json | 2 +- flow/designs/ihp-sg13g2/gcd/constraint.sdc | 8 +- flow/designs/ihp-sg13g2/gcd/rules-base.json | 2 +- .../I2cDeviceCtrl/constraint.sdc | 11 +- .../i2c-gpio-expander/constraint.sdc | 21 +- .../i2c-gpio-expander/rules-base.json | 2 +- flow/designs/ihp-sg13g2/ibex/constraint.sdc | 8 +- .../ihp-sg13g2/ibex/constraint_doe.sdc | 7 +- flow/designs/ihp-sg13g2/ibex/rules-base.json | 2 +- flow/designs/ihp-sg13g2/jpeg/constraint.sdc | 8 +- flow/designs/ihp-sg13g2/jpeg/rules-base.json | 2 +- .../ihp-sg13g2/riscv32i/constraint.sdc | 8 +- .../ihp-sg13g2/riscv32i/rules-base.json | 2 +- flow/designs/ihp-sg13g2/spi/constraint.sdc | 8 +- flow/designs/ihp-sg13g2/spi/rules-base.json | 2 +- flow/designs/nangate45/aes/constraint.sdc | 8 +- flow/designs/nangate45/aes/rules-base.json | 2 +- flow/designs/nangate45/ariane133/ariane.sdc | 8 +- .../nangate45/ariane133/rules-base.json | 2 +- .../nangate45/ariane136/constraint.sdc | 993 +- .../nangate45/ariane136/rules-base.json | 2 +- .../nangate45/black_parrot/constraint.sdc | 4792 +++--- .../nangate45/black_parrot/rules-base.json | 2 +- .../nangate45/bp_be_top/constraint.sdc | 12115 ++++++++-------- .../nangate45/bp_be_top/rules-base.json | 8 +- .../nangate45/bp_fe_top/constraint.sdc | 61 +- .../nangate45/bp_fe_top/rules-base.json | 6 +- .../nangate45/bp_multi_top/constraint.sdc | 5811 ++++---- .../nangate45/bp_multi_top/rules-base.json | 2 +- flow/designs/nangate45/bp_quad/bsg_chip.sdc | 189 +- .../designs/nangate45/bp_quad/rules-base.json | 2 +- .../nangate45/dynamic_node/constraint.sdc | 2771 ++-- .../nangate45/dynamic_node/rules-base.json | 2 +- flow/designs/nangate45/gcd/constraint.sdc | 8 +- flow/designs/nangate45/gcd/rules-base.json | 2 +- flow/designs/nangate45/ibex/constraint.sdc | 8 +- flow/designs/nangate45/ibex/rules-base.json | 2 +- flow/designs/nangate45/jpeg/constraint.sdc | 8 +- flow/designs/nangate45/jpeg/rules-base.json | 2 +- .../nangate45/mempool_group/mempool_group.sdc | 6 +- flow/designs/nangate45/swerv/constraint.sdc | 8 +- flow/designs/nangate45/swerv/rules-base.json | 2 +- .../nangate45/swerv_wrapper/constraint.sdc | 8 +- .../nangate45/swerv_wrapper/rules-base.json | 2 +- flow/designs/sky130hd/aes/constraint.sdc | 8 +- flow/designs/sky130hd/aes/rules-base.json | 2 +- .../designs/sky130hd/chameleon/constraint.sdc | 8 +- .../sky130hd/chameleon/rules-base.json | 10 +- flow/designs/sky130hd/gcd/constraint.sdc | 8 +- flow/designs/sky130hd/gcd/rules-base.json | 2 +- flow/designs/sky130hd/ibex/constraint.sdc | 8 +- flow/designs/sky130hd/ibex/constraint_doe.sdc | 7 +- flow/designs/sky130hd/ibex/rules-base.json | 2 +- flow/designs/sky130hd/jpeg/constraint.sdc | 8 +- flow/designs/sky130hd/jpeg/rules-base.json | 2 +- .../designs/sky130hd/microwatt/constraint.sdc | 57 +- .../sky130hd/microwatt/rules-base.json | 2 +- flow/designs/sky130hd/riscv32i/constraint.sdc | 8 +- .../designs/sky130hd/riscv32i/rules-base.json | 2 +- flow/designs/sky130hs/aes/constraint.sdc | 8 +- flow/designs/sky130hs/aes/rules-base.json | 2 +- flow/designs/sky130hs/gcd/constraint.sdc | 8 +- flow/designs/sky130hs/gcd/rules-base.json | 14 +- flow/designs/sky130hs/ibex/constraint.sdc | 8 +- flow/designs/sky130hs/ibex/rules-base.json | 2 +- flow/designs/sky130hs/jpeg/constraint.sdc | 8 +- flow/designs/sky130hs/jpeg/rules-base.json | 2 +- flow/designs/sky130hs/riscv32i/constraint.sdc | 8 +- .../designs/sky130hs/riscv32i/rules-base.json | 10 +- .../chameleon/ibex/ibex_core.nangate.out.sdc | 55 +- 121 files changed, 16478 insertions(+), 16219 deletions(-) diff --git a/flow/designs/asap7/aes-mbff/rules-base.json b/flow/designs/asap7/aes-mbff/rules-base.json index eca8db213d..4d7421f329 100644 --- a/flow/designs/asap7/aes-mbff/rules-base.json +++ b/flow/designs/asap7/aes-mbff/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -109,4 +109,4 @@ "value": 1947, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/asap7/aes/constraint.sdc b/flow/designs/asap7/aes/constraint.sdc index fd7d806652..6a9a2dd7d0 100644 --- a/flow/designs/asap7/aes/constraint.sdc +++ b/flow/designs/asap7/aes/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/aes/rules-base.json b/flow/designs/asap7/aes/rules-base.json index 1dcbbd57b4..4b595eca0c 100644 --- a/flow/designs/asap7/aes/rules-base.json +++ b/flow/designs/asap7/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/asap7/ethmac/constraint.sdc b/flow/designs/asap7/ethmac/constraint.sdc index 1dd0000a50..38744cc009 100644 --- a/flow/designs/asap7/ethmac/constraint.sdc +++ b/flow/designs/asap7/ethmac/constraint.sdc @@ -3,29 +3,41 @@ set clk_period 1000 set clk_io_pct 0.2 set clk_port [get_ports $top_clk_name] create_clock -name $top_clk_name -period $clk_period $clk_port +set top_io_clk_name vclk_$top_clk_name +create_clock -name $top_io_clk_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_io_clk_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name [all_outputs] set tx_clk_name mtx_clk_pad_i set tx_clk_port [get_ports $tx_clk_name] set tx_clk_period 300 create_clock -name $tx_clk_name -period $tx_clk_period $tx_clk_port +set tx_io_clk_name vclk_$tx_clk_name +create_clock -name $tx_io_clk_name -period $tx_clk_period +set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_clk_name] +set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_io_clk_name] set mtx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $tx_clk_port] -set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_clk_name $mtx_non_clock_inputs -set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_clk_name [all_outputs] +set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name $mtx_non_clock_inputs +set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name [all_outputs] set rx_clk_name mrx_clk_pad_i set rx_clk_port [get_ports $rx_clk_name] set rx_clk_period 300 create_clock -name $rx_clk_name -period $rx_clk_period $rx_clk_port +set rx_io_clk_name vclk_$rx_clk_name +create_clock -name $rx_io_clk_name -period $rx_clk_period +set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_clk_name] +set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_io_clk_name] set mrx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $rx_clk_port] -set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_clk_name $mrx_non_clock_inputs -set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_clk_name [all_outputs] +set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name $mrx_non_clock_inputs +set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name [all_outputs] set_clock_groups -name core_clock -logically_exclusive \ - -group [get_clocks $top_clk_name] \ - -group [get_clocks $tx_clk_name] \ - -group [get_clocks $rx_clk_name] + -group [concat [get_clocks $top_clk_name] [get_clocks $top_io_clk_name]] \ + -group [concat [get_clocks $tx_clk_name] [get_clocks $tx_io_clk_name]] \ + -group [concat [get_clocks $rx_clk_name] [get_clocks $rx_io_clk_name]] set_max_fanout 10 [current_design] diff --git a/flow/designs/asap7/ethmac/rules-base.json b/flow/designs/asap7/ethmac/rules-base.json index 6ae4ea9e31..b5c97adcac 100644 --- a/flow/designs/asap7/ethmac/rules-base.json +++ b/flow/designs/asap7/ethmac/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 3, + "value": 6, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/asap7/ethmac_lvt/constraint.sdc b/flow/designs/asap7/ethmac_lvt/constraint.sdc index 465d603d0c..3c88935fdf 100644 --- a/flow/designs/asap7/ethmac_lvt/constraint.sdc +++ b/flow/designs/asap7/ethmac_lvt/constraint.sdc @@ -3,27 +3,39 @@ set clk_period 1000 set clk_io_pct 0.2 set clk_port [get_ports $top_clk_name] create_clock -name $top_clk_name -period $clk_period $clk_port +set top_io_clk_name vclk_$top_clk_name +create_clock -name $top_io_clk_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_io_clk_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name [all_outputs] set tx_clk_name mtx_clk_pad_i set tx_clk_port [get_ports $tx_clk_name] set tx_clk_period 300 create_clock -name $tx_clk_name -period $tx_clk_period $tx_clk_port +set tx_io_clk_name vclk_$tx_clk_name +create_clock -name $tx_io_clk_name -period $tx_clk_period +set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_clk_name] +set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_io_clk_name] set mtx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $tx_clk_port] -set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_clk_name $mtx_non_clock_inputs -set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_clk_name [all_outputs] +set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name $mtx_non_clock_inputs +set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name [all_outputs] set rx_clk_name mrx_clk_pad_i set rx_clk_port [get_ports $rx_clk_name] set rx_clk_period 300 create_clock -name $rx_clk_name -period $rx_clk_period $rx_clk_port +set rx_io_clk_name vclk_$rx_clk_name +create_clock -name $rx_io_clk_name -period $rx_clk_period +set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_clk_name] +set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_io_clk_name] set mrx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $rx_clk_port] -set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_clk_name $mrx_non_clock_inputs -set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_clk_name [all_outputs] +set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name $mrx_non_clock_inputs +set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name [all_outputs] set_clock_groups -name core_clock -logically_exclusive \ - -group [get_clocks $top_clk_name] \ - -group [get_clocks $tx_clk_name] \ - -group [get_clocks $rx_clk_name] + -group [concat [get_clocks $top_clk_name] [get_clocks $top_io_clk_name]] \ + -group [concat [get_clocks $tx_clk_name] [get_clocks $tx_io_clk_name]] \ + -group [concat [get_clocks $rx_clk_name] [get_clocks $rx_io_clk_name]] diff --git a/flow/designs/asap7/ethmac_lvt/rules-base.json b/flow/designs/asap7/ethmac_lvt/rules-base.json index b36fe4ec4a..2f70776370 100644 --- a/flow/designs/asap7/ethmac_lvt/rules-base.json +++ b/flow/designs/asap7/ethmac_lvt/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 3, + "value": 6, "compare": "==" }, "placeopt__design__instance__area": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -260.0, + "value": -310.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 8537, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/asap7/gcd-ccs/rules-base.json b/flow/designs/asap7/gcd-ccs/rules-base.json index f620f61e47..60eb44d97e 100644 --- a/flow/designs/asap7/gcd-ccs/rules-base.json +++ b/flow/designs/asap7/gcd-ccs/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -109,4 +109,4 @@ "value": 63, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/asap7/gcd/constraint.sdc b/flow/designs/asap7/gcd/constraint.sdc index 27de11250b..3d3d50f8fb 100644 --- a/flow/designs/asap7/gcd/constraint.sdc +++ b/flow/designs/asap7/gcd/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/gcd/rules-base.json b/flow/designs/asap7/gcd/rules-base.json index 0bbfbf8dc7..bff1884dfb 100644 --- a/flow/designs/asap7/gcd/rules-base.json +++ b/flow/designs/asap7/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/asap7/ibex/constraint.sdc b/flow/designs/asap7/ibex/constraint.sdc index 371f9b7d41..db0d084d8a 100644 --- a/flow/designs/asap7/ibex/constraint.sdc +++ b/flow/designs/asap7/ibex/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/ibex/constraint_pos_slack.sdc b/flow/designs/asap7/ibex/constraint_pos_slack.sdc index d605a5aa8e..df031310cd 100644 --- a/flow/designs/asap7/ibex/constraint_pos_slack.sdc +++ b/flow/designs/asap7/ibex/constraint_pos_slack.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/ibex/rules-base.json b/flow/designs/asap7/ibex/rules-base.json index 2d90497e82..7bd2abafed 100644 --- a/flow/designs/asap7/ibex/rules-base.json +++ b/flow/designs/asap7/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc b/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc index 46a528441e..79e85c046e 100644 --- a/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc +++ b/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc @@ -7,7 +7,10 @@ set_units -time 1.0ps current_design jpeg_encoder create_clock -name "tclk" -period 1000.0 -waveform {0.0 500.0} [get_ports clk] -set_propagated_clock [all_clocks] +create_clock -name vclk -period 1000.0 +set_clock_latency 50.0 [get_clocks {tclk}] +set_clock_latency 50.0 [get_clocks {vclk}] +set_propagated_clock [get_clocks tclk] set_load -pin_load -max 3.0 [get_ports {qnt_cnt[5]}] set_load -pin_load -max 3.0 [get_ports {qnt_cnt[4]}] set_load -pin_load -max 3.0 [get_ports {qnt_cnt[3]}] @@ -96,53 +99,53 @@ group_path -weight 1.000000 -name cg_enable_group_tclk -through [list \ [get_pins RC_CG_DECLONE_HIER_INST/enable]] set_clock_gating_check -setup 0.0 -set_input_delay 100 -clock tclk [get_ports ena] -set_input_delay 100 -clock tclk [get_ports rst] +set_input_delay 100 -clock vclk [get_ports ena] +set_input_delay 100 -clock vclk [get_ports rst] -set_input_delay 100 -clock tclk [get_ports {qnt_val[0]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[1]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[2]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[3]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[4]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[5]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[6]}] -set_input_delay 100 -clock tclk [get_ports {qnt_val[7]}] -set_input_delay 100 -clock tclk [get_ports {din[0]}] -set_input_delay 100 -clock tclk [get_ports {din[1]}] -set_input_delay 100 -clock tclk [get_ports {din[2]}] -set_input_delay 100 -clock tclk [get_ports {din[3]}] -set_input_delay 100 -clock tclk [get_ports {din[4]}] -set_input_delay 100 -clock tclk [get_ports {din[5]}] -set_input_delay 100 -clock tclk [get_ports {din[6]}] -set_input_delay 100 -clock tclk [get_ports {din[7]}] -set_input_delay 100 -clock tclk [get_ports dstrb] -set_output_delay 100 -clock tclk [get_ports douten] -set_output_delay 100 -clock tclk [get_ports {amp[0]}] -set_output_delay 100 -clock tclk [get_ports {amp[1]}] -set_output_delay 100 -clock tclk [get_ports {amp[2]}] -set_output_delay 100 -clock tclk [get_ports {amp[3]}] -set_output_delay 100 -clock tclk [get_ports {amp[4]}] -set_output_delay 100 -clock tclk [get_ports {amp[5]}] -set_output_delay 100 -clock tclk [get_ports {amp[6]}] -set_output_delay 100 -clock tclk [get_ports {amp[7]}] -set_output_delay 100 -clock tclk [get_ports {amp[8]}] -set_output_delay 100 -clock tclk [get_ports {amp[9]}] -set_output_delay 100 -clock tclk [get_ports {amp[10]}] -set_output_delay 100 -clock tclk [get_ports {amp[11]}] -set_output_delay 100 -clock tclk [get_ports {rlen[0]}] -set_output_delay 100 -clock tclk [get_ports {rlen[1]}] -set_output_delay 100 -clock tclk [get_ports {rlen[2]}] -set_output_delay 100 -clock tclk [get_ports {rlen[3]}] -set_output_delay 100 -clock tclk [get_ports {size[0]}] -set_output_delay 100 -clock tclk [get_ports {size[1]}] -set_output_delay 100 -clock tclk [get_ports {size[2]}] -set_output_delay 100 -clock tclk [get_ports {size[3]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[0]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[1]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[2]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[3]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[4]}] -set_output_delay 100 -clock tclk [get_ports {qnt_cnt[5]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[0]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[1]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[2]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[3]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[4]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[5]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[6]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[7]}] +set_input_delay 100 -clock vclk [get_ports {din[0]}] +set_input_delay 100 -clock vclk [get_ports {din[1]}] +set_input_delay 100 -clock vclk [get_ports {din[2]}] +set_input_delay 100 -clock vclk [get_ports {din[3]}] +set_input_delay 100 -clock vclk [get_ports {din[4]}] +set_input_delay 100 -clock vclk [get_ports {din[5]}] +set_input_delay 100 -clock vclk [get_ports {din[6]}] +set_input_delay 100 -clock vclk [get_ports {din[7]}] +set_input_delay 100 -clock vclk [get_ports dstrb] +set_output_delay 100 -clock vclk [get_ports douten] +set_output_delay 100 -clock vclk [get_ports {amp[0]}] +set_output_delay 100 -clock vclk [get_ports {amp[1]}] +set_output_delay 100 -clock vclk [get_ports {amp[2]}] +set_output_delay 100 -clock vclk [get_ports {amp[3]}] +set_output_delay 100 -clock vclk [get_ports {amp[4]}] +set_output_delay 100 -clock vclk [get_ports {amp[5]}] +set_output_delay 100 -clock vclk [get_ports {amp[6]}] +set_output_delay 100 -clock vclk [get_ports {amp[7]}] +set_output_delay 100 -clock vclk [get_ports {amp[8]}] +set_output_delay 100 -clock vclk [get_ports {amp[9]}] +set_output_delay 100 -clock vclk [get_ports {amp[10]}] +set_output_delay 100 -clock vclk [get_ports {amp[11]}] +set_output_delay 100 -clock vclk [get_ports {rlen[0]}] +set_output_delay 100 -clock vclk [get_ports {rlen[1]}] +set_output_delay 100 -clock vclk [get_ports {rlen[2]}] +set_output_delay 100 -clock vclk [get_ports {rlen[3]}] +set_output_delay 100 -clock vclk [get_ports {size[0]}] +set_output_delay 100 -clock vclk [get_ports {size[1]}] +set_output_delay 100 -clock vclk [get_ports {size[2]}] +set_output_delay 100 -clock vclk [get_ports {size[3]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[0]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[1]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[2]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[3]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[4]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[5]}] set_max_fanout 40.000 [current_design] set_max_transition 80.0 [current_design] set_clock_uncertainty -setup 20.0 [get_clocks tclk] diff --git a/flow/designs/asap7/jpeg/rules-base.json b/flow/designs/asap7/jpeg/rules-base.json index 44bfc463fb..2ffb4a96f5 100644 --- a/flow/designs/asap7/jpeg/rules-base.json +++ b/flow/designs/asap7/jpeg/rules-base.json @@ -109,4 +109,4 @@ "value": 7253, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/asap7/riscv32i-mock-sram/rules-base.json b/flow/designs/asap7/riscv32i-mock-sram/rules-base.json index bf3b1cf5d5..2a525c8a17 100644 --- a/flow/designs/asap7/riscv32i-mock-sram/rules-base.json +++ b/flow/designs/asap7/riscv32i-mock-sram/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -2770.0, + "value": -4100.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 2270, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/asap7/riscv32i/constraint.sdc b/flow/designs/asap7/riscv32i/constraint.sdc index 2963bf9ebd..014289366f 100644 --- a/flow/designs/asap7/riscv32i/constraint.sdc +++ b/flow/designs/asap7/riscv32i/constraint.sdc @@ -8,7 +8,11 @@ set clk_io_pct 0.125 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/riscv32i/rules-base.json b/flow/designs/asap7/riscv32i/rules-base.json index 54d103fe2a..5643d76b66 100644 --- a/flow/designs/asap7/riscv32i/rules-base.json +++ b/flow/designs/asap7/riscv32i/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/asap7/uart/constraint.sdc b/flow/designs/asap7/uart/constraint.sdc index 9b213b66b8..044af6c2ae 100644 --- a/flow/designs/asap7/uart/constraint.sdc +++ b/flow/designs/asap7/uart/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/asap7/uart/rules-base.json b/flow/designs/asap7/uart/rules-base.json index c6dcfa74d3..db675b5633 100644 --- a/flow/designs/asap7/uart/rules-base.json +++ b/flow/designs/asap7/uart/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/aes/constraint.sdc b/flow/designs/gf12/aes/constraint.sdc index a820710ab4..300d2070e9 100644 --- a/flow/designs/gf12/aes/constraint.sdc +++ b/flow/designs/gf12/aes/constraint.sdc @@ -8,11 +8,15 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] set_timing_derate -early 0.9500 set_timing_derate -late 1.0500 diff --git a/flow/designs/gf12/aes/rules-base.json b/flow/designs/gf12/aes/rules-base.json index 57b2c21656..f5962177c7 100644 --- a/flow/designs/gf12/aes/rules-base.json +++ b/flow/designs/gf12/aes/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/ariane/constraint.sdc b/flow/designs/gf12/ariane/constraint.sdc index d5971e4984..f3343cb6f3 100644 --- a/flow/designs/gf12/ariane/constraint.sdc +++ b/flow/designs/gf12/ariane/constraint.sdc @@ -1,495 +1,498 @@ create_clock [get_ports clk_i] -name core_clock -period 3400 -waveform {0 850} -set_input_delay -clock core_clock 1000 [get_ports rst_ni] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[63]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[62]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[61]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[60]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[59]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[58]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[57]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[56]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[55]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[54]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[53]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[52]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[51]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[50]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[49]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[48]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[47]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[46]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[45]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[44]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[43]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[42]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[41]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[40]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[39]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[38]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[37]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[36]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[35]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[34]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[33]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[32]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[31]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[30]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[29]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[28]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[27]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[26]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[25]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[24]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[23]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[22]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[21]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[20]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[19]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[18]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[17]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[16]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[15]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[14]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[13]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[12]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[11]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[10]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[9]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[8]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[7]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[6]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[5]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[4]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[3]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[2]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[1]}] -set_input_delay -clock core_clock 1000 [get_ports {boot_addr_i[0]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[63]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[62]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[61]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[60]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[59]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[58]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[57]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[56]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[55]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[54]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[53]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[52]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[51]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[50]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[49]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[48]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[47]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[46]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[45]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[44]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[43]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[42]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[41]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[40]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[39]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[38]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[37]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[36]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[35]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[34]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[33]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[32]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[31]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[30]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[29]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[28]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[27]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[26]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[25]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[24]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[23]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[22]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[21]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[20]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[19]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[18]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[17]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[16]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[15]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[14]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[13]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[12]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[11]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[10]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[9]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[8]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[7]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[6]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[5]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[4]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[3]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[2]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[1]}] -set_input_delay -clock core_clock 1000 [get_ports {hart_id_i[0]}] -set_input_delay -clock core_clock 1000 [get_ports {irq_i[1]}] -set_input_delay -clock core_clock 1000 [get_ports {irq_i[0]}] -set_input_delay -clock core_clock 1000 [get_ports ipi_i] -set_input_delay -clock core_clock 1000 [get_ports time_irq_i] -set_input_delay -clock core_clock 1000 [get_ports debug_req_i] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[81]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[80]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[79]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[78]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[77]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[76]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[75]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[74]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[73]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[72]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[71]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[70]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[69]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[68]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[67]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[66]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[65]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[64]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[63]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[62]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[61]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[60]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[59]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[58]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[57]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[56]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[55]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[54]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[53]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[52]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[51]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[50]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[49]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[48]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[47]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[46]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[45]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[44]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[43]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[42]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[41]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[40]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[39]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[38]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[37]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[36]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[35]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[34]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[33]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[32]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[31]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[30]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[29]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[28]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[27]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[26]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[25]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[24]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[23]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[22]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[21]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[20]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[19]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[18]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[17]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[16]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[15]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[14]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[13]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[12]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[11]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[10]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[9]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[8]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[7]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[6]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[5]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[4]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[3]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[2]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[1]}] -set_input_delay -clock core_clock 1000 [get_ports {axi_resp_i[0]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[277]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[276]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[275]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[274]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[273]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[272]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[271]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[270]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[269]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[268]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[267]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[266]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[265]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[264]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[263]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[262]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[261]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[260]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[259]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[258]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[257]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[256]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[255]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[254]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[253]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[252]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[251]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[250]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[249]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[248]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[247]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[246]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[245]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[244]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[243]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[242]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[241]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[240]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[239]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[238]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[237]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[236]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[235]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[234]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[233]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[232]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[231]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[230]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[229]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[228]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[227]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[226]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[225]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[224]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[223]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[222]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[221]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[220]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[219]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[218]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[217]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[216]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[215]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[214]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[213]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[212]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[211]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[210]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[209]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[208]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[207]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[206]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[205]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[204]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[203]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[202]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[201]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[200]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[199]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[198]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[197]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[196]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[195]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[194]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[193]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[192]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[191]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[190]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[189]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[188]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[187]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[186]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[185]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[184]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[183]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[182]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[181]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[180]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[179]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[178]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[177]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[176]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[175]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[174]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[173]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[172]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[171]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[170]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[169]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[168]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[167]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[166]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[165]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[164]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[163]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[162]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[161]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[160]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[159]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[158]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[157]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[156]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[155]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[154]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[153]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[152]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[151]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[150]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[149]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[148]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[147]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[146]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[145]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[144]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[143]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[142]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[141]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[140]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[139]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[138]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[137]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[136]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[135]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[134]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[133]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[132]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[131]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[130]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[129]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[128]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[127]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[126]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[125]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[124]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[123]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[122]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[121]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[120]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[119]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[118]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[117]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[116]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[115]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[114]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[113]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[112]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[111]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[110]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[109]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[108]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[107]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[106]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[105]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[104]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[103]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[102]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[101]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[100]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[99]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[98]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[97]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[96]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[95]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[94]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[93]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[92]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[91]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[90]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[89]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[88]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[87]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[86]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[85]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[84]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[83]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[82]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[81]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[80]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[79]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[78]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[77]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[76]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[75]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[74]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[73]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[72]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[71]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[70]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[69]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[68]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[67]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[66]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[65]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[64]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[63]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[62]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[61]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[60]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[59]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[58]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[57]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[56]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[55]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[54]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[53]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[52]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[51]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[50]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[49]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[48]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[47]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[46]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[45]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[44]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[43]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[42]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[41]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[40]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[39]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[38]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[37]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[36]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[35]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[34]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[33]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[32]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[31]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[30]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[29]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[28]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[27]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[26]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[25]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[24]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[23]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[22]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[21]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[20]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[19]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[18]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[17]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[16]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[15]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[14]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[13]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[12]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[11]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[10]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[9]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[8]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[7]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[6]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[5]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[4]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[3]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[2]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[1]}] -set_output_delay -clock core_clock 1000 [get_ports {axi_req_o[0]}] +create_clock -name vclk -period 3400 +set_clock_latency 500 [get_clocks {core_clock}] +set_clock_latency 500 [get_clocks {vclk}] +set_input_delay -clock vclk 1000 [get_ports rst_ni] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[63]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[62]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[61]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[60]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[59]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[58]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[57]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[56]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[55]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[54]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[53]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[52]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[51]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[50]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[49]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[48]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[47]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[46]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[45]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[44]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[43]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[42]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[41]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[40]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[39]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[38]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[37]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[36]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[35]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[34]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[33]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[32]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[31]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[30]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[29]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[28]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[27]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[26]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[25]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[24]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[23]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[22]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[21]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[20]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[19]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[18]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[17]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[16]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[15]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[14]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[13]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[12]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[11]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[10]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[9]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[8]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[7]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[6]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[5]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[4]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[3]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[2]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[1]}] +set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[0]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[63]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[62]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[61]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[60]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[59]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[58]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[57]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[56]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[55]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[54]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[53]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[52]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[51]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[50]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[49]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[48]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[47]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[46]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[45]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[44]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[43]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[42]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[41]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[40]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[39]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[38]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[37]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[36]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[35]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[34]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[33]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[32]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[31]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[30]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[29]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[28]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[27]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[26]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[25]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[24]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[23]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[22]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[21]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[20]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[19]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[18]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[17]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[16]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[15]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[14]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[13]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[12]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[11]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[10]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[9]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[8]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[7]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[6]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[5]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[4]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[3]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[2]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[1]}] +set_input_delay -clock vclk 1000 [get_ports {hart_id_i[0]}] +set_input_delay -clock vclk 1000 [get_ports {irq_i[1]}] +set_input_delay -clock vclk 1000 [get_ports {irq_i[0]}] +set_input_delay -clock vclk 1000 [get_ports ipi_i] +set_input_delay -clock vclk 1000 [get_ports time_irq_i] +set_input_delay -clock vclk 1000 [get_ports debug_req_i] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[81]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[80]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[79]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[78]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[77]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[76]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[75]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[74]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[73]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[72]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[71]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[70]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[69]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[68]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[67]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[66]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[65]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[64]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[63]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[62]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[61]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[60]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[59]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[58]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[57]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[56]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[55]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[54]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[53]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[52]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[51]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[50]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[49]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[48]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[47]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[46]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[45]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[44]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[43]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[42]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[41]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[40]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[39]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[38]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[37]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[36]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[35]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[34]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[33]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[32]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[31]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[30]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[29]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[28]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[27]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[26]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[25]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[24]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[23]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[22]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[21]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[20]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[19]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[18]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[17]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[16]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[15]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[14]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[13]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[12]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[11]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[10]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[9]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[8]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[7]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[6]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[5]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[4]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[3]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[2]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[1]}] +set_input_delay -clock vclk 1000 [get_ports {axi_resp_i[0]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[277]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[276]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[275]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[274]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[273]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[272]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[271]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[270]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[269]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[268]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[267]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[266]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[265]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[264]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[263]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[262]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[261]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[260]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[259]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[258]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[257]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[256]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[255]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[254]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[253]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[252]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[251]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[250]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[249]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[248]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[247]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[246]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[245]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[244]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[243]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[242]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[241]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[240]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[239]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[238]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[237]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[236]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[235]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[234]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[233]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[232]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[231]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[230]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[229]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[228]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[227]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[226]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[225]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[224]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[223]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[222]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[221]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[220]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[219]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[218]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[217]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[216]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[215]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[214]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[213]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[212]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[211]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[210]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[209]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[208]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[207]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[206]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[205]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[204]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[203]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[202]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[201]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[200]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[199]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[198]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[197]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[196]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[195]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[194]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[193]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[192]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[191]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[190]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[189]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[188]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[187]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[186]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[185]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[184]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[183]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[182]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[181]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[180]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[179]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[178]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[177]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[176]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[175]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[174]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[173]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[172]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[171]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[170]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[169]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[168]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[167]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[166]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[165]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[164]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[163]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[162]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[161]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[160]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[159]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[158]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[157]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[156]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[155]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[154]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[153]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[152]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[151]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[150]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[149]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[148]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[147]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[146]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[145]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[144]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[143]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[142]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[141]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[140]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[139]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[138]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[137]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[136]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[135]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[134]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[133]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[132]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[131]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[130]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[129]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[128]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[127]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[126]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[125]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[124]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[123]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[122]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[121]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[120]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[119]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[118]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[117]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[116]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[115]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[114]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[113]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[112]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[111]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[110]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[109]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[108]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[107]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[106]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[105]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[104]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[103]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[102]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[101]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[100]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[99]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[98]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[97]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[96]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[95]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[94]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[93]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[92]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[91]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[90]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[89]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[88]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[87]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[86]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[85]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[84]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[83]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[82]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[81]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[80]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[79]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[78]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[77]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[76]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[75]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[74]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[73]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[72]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[71]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[70]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[69]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[68]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[67]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[66]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[65]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[64]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[63]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[62]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[61]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[60]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[59]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[58]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[57]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[56]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[55]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[54]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[53]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[52]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[51]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[50]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[49]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[48]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[47]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[46]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[45]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[44]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[43]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[42]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[41]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[40]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[39]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[38]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[37]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[36]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[35]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[34]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[33]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[32]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[31]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[30]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[29]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[28]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[27]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[26]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[25]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[24]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[23]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[22]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[21]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[20]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[19]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[18]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[17]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[16]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[15]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[14]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[13]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[12]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[11]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[10]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[9]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[8]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[7]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[6]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[5]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[4]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[3]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[2]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[1]}] +set_output_delay -clock vclk 1000 [get_ports {axi_req_o[0]}] diff --git a/flow/designs/gf12/ariane/constraint_hier.sdc b/flow/designs/gf12/ariane/constraint_hier.sdc index 1a22a7607f..2809cf90d3 100644 --- a/flow/designs/gf12/ariane/constraint_hier.sdc +++ b/flow/designs/gf12/ariane/constraint_hier.sdc @@ -1,495 +1,498 @@ create_clock [get_ports clk_i] -name core_clock -period 3000 -waveform {0 1500} -set_input_delay -clock core_clock 1500 [get_ports rst_ni] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[63]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[62]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[61]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[60]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[59]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[58]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[57]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[56]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[55]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[54]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[53]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[52]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[51]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[50]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[49]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[48]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[47]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[46]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[45]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[44]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[43]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[42]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[41]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[40]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[39]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[38]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[37]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[36]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[35]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[34]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[33]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[32]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[31]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[30]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[29]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[28]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[27]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[26]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[25]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[24]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[23]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[22]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[21]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[20]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[19]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[18]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[17]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[16]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[15]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[14]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[13]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[12]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[11]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[10]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[9]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[8]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[7]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[6]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[5]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[4]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[3]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[2]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[1]}] -set_input_delay -clock core_clock 1500 [get_ports {boot_addr_i[0]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[63]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[62]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[61]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[60]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[59]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[58]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[57]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[56]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[55]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[54]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[53]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[52]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[51]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[50]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[49]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[48]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[47]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[46]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[45]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[44]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[43]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[42]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[41]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[40]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[39]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[38]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[37]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[36]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[35]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[34]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[33]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[32]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[31]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[30]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[29]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[28]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[27]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[26]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[25]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[24]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[23]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[22]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[21]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[20]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[19]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[18]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[17]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[16]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[15]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[14]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[13]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[12]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[11]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[10]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[9]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[8]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[7]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[6]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[5]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[4]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[3]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[2]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[1]}] -set_input_delay -clock core_clock 1500 [get_ports {hart_id_i[0]}] -set_input_delay -clock core_clock 1500 [get_ports {irq_i[1]}] -set_input_delay -clock core_clock 1500 [get_ports {irq_i[0]}] -set_input_delay -clock core_clock 1500 [get_ports ipi_i] -set_input_delay -clock core_clock 1500 [get_ports time_irq_i] -set_input_delay -clock core_clock 1500 [get_ports debug_req_i] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[81]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[80]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[79]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[78]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[77]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[76]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[75]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[74]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[73]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[72]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[71]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[70]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[69]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[68]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[67]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[66]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[65]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[64]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[63]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[62]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[61]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[60]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[59]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[58]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[57]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[56]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[55]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[54]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[53]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[52]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[51]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[50]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[49]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[48]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[47]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[46]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[45]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[44]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[43]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[42]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[41]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[40]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[39]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[38]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[37]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[36]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[35]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[34]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[33]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[32]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[31]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[30]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[29]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[28]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[27]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[26]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[25]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[24]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[23]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[22]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[21]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[20]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[19]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[18]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[17]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[16]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[15]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[14]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[13]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[12]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[11]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[10]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[9]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[8]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[7]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[6]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[5]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[4]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[3]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[2]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[1]}] -set_input_delay -clock core_clock 1500 [get_ports {axi_resp_i[0]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[277]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[276]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[275]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[274]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[273]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[272]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[271]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[270]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[269]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[268]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[267]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[266]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[265]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[264]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[263]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[262]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[261]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[260]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[259]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[258]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[257]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[256]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[255]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[254]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[253]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[252]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[251]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[250]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[249]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[248]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[247]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[246]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[245]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[244]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[243]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[242]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[241]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[240]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[239]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[238]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[237]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[236]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[235]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[234]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[233]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[232]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[231]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[230]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[229]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[228]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[227]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[226]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[225]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[224]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[223]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[222]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[221]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[220]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[219]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[218]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[217]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[216]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[215]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[214]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[213]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[212]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[211]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[210]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[209]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[208]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[207]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[206]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[205]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[204]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[203]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[202]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[201]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[200]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[199]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[198]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[197]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[196]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[195]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[194]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[193]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[192]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[191]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[190]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[189]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[188]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[187]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[186]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[185]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[184]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[183]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[182]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[181]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[180]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[179]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[178]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[177]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[176]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[175]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[174]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[173]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[172]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[171]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[170]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[169]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[168]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[167]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[166]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[165]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[164]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[163]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[162]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[161]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[160]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[159]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[158]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[157]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[156]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[155]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[154]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[153]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[152]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[151]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[150]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[149]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[148]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[147]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[146]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[145]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[144]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[143]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[142]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[141]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[140]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[139]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[138]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[137]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[136]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[135]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[134]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[133]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[132]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[131]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[130]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[129]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[128]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[127]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[126]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[125]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[124]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[123]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[122]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[121]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[120]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[119]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[118]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[117]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[116]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[115]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[114]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[113]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[112]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[111]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[110]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[109]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[108]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[107]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[106]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[105]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[104]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[103]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[102]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[101]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[100]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[99]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[98]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[97]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[96]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[95]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[94]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[93]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[92]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[91]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[90]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[89]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[88]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[87]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[86]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[85]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[84]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[83]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[82]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[81]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[80]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[79]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[78]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[77]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[76]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[75]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[74]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[73]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[72]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[71]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[70]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[69]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[68]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[67]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[66]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[65]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[64]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[63]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[62]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[61]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[60]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[59]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[58]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[57]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[56]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[55]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[54]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[53]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[52]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[51]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[50]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[49]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[48]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[47]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[46]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[45]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[44]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[43]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[42]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[41]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[40]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[39]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[38]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[37]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[36]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[35]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[34]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[33]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[32]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[31]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[30]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[29]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[28]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[27]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[26]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[25]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[24]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[23]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[22]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[21]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[20]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[19]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[18]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[17]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[16]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[15]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[14]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[13]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[12]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[11]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[10]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[9]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[8]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[7]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[6]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[5]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[4]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[3]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[2]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[1]}] -set_output_delay -clock core_clock 1500 [get_ports {axi_req_o[0]}] +create_clock -name vclk -period 3000 +set_clock_latency 750 [get_clocks {core_clock}] +set_clock_latency 750 [get_clocks {vclk}] +set_input_delay -clock vclk 1500 [get_ports rst_ni] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[63]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[62]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[61]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[60]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[59]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[58]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[57]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[56]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[55]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[54]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[53]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[52]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[51]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[50]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[49]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[48]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[47]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[46]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[45]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[44]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[43]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[42]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[41]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[40]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[39]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[38]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[37]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[36]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[35]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[34]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[33]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[32]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[31]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[30]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[29]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[28]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[27]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[26]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[25]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[24]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[23]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[22]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[21]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[20]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[19]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[18]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[17]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[16]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[15]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[14]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[13]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[12]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[11]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[10]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[9]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[8]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[7]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[6]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[5]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[4]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[3]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[2]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[1]}] +set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[0]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[63]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[62]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[61]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[60]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[59]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[58]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[57]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[56]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[55]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[54]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[53]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[52]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[51]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[50]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[49]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[48]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[47]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[46]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[45]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[44]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[43]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[42]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[41]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[40]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[39]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[38]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[37]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[36]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[35]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[34]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[33]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[32]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[31]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[30]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[29]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[28]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[27]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[26]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[25]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[24]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[23]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[22]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[21]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[20]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[19]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[18]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[17]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[16]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[15]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[14]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[13]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[12]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[11]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[10]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[9]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[8]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[7]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[6]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[5]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[4]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[3]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[2]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[1]}] +set_input_delay -clock vclk 1500 [get_ports {hart_id_i[0]}] +set_input_delay -clock vclk 1500 [get_ports {irq_i[1]}] +set_input_delay -clock vclk 1500 [get_ports {irq_i[0]}] +set_input_delay -clock vclk 1500 [get_ports ipi_i] +set_input_delay -clock vclk 1500 [get_ports time_irq_i] +set_input_delay -clock vclk 1500 [get_ports debug_req_i] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[81]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[80]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[79]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[78]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[77]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[76]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[75]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[74]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[73]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[72]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[71]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[70]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[69]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[68]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[67]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[66]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[65]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[64]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[63]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[62]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[61]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[60]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[59]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[58]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[57]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[56]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[55]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[54]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[53]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[52]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[51]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[50]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[49]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[48]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[47]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[46]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[45]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[44]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[43]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[42]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[41]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[40]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[39]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[38]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[37]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[36]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[35]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[34]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[33]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[32]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[31]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[30]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[29]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[28]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[27]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[26]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[25]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[24]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[23]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[22]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[21]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[20]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[19]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[18]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[17]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[16]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[15]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[14]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[13]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[12]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[11]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[10]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[9]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[8]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[7]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[6]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[5]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[4]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[3]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[2]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[1]}] +set_input_delay -clock vclk 1500 [get_ports {axi_resp_i[0]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[277]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[276]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[275]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[274]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[273]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[272]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[271]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[270]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[269]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[268]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[267]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[266]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[265]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[264]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[263]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[262]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[261]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[260]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[259]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[258]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[257]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[256]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[255]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[254]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[253]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[252]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[251]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[250]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[249]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[248]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[247]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[246]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[245]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[244]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[243]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[242]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[241]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[240]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[239]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[238]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[237]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[236]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[235]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[234]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[233]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[232]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[231]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[230]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[229]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[228]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[227]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[226]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[225]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[224]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[223]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[222]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[221]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[220]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[219]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[218]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[217]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[216]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[215]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[214]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[213]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[212]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[211]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[210]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[209]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[208]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[207]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[206]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[205]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[204]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[203]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[202]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[201]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[200]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[199]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[198]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[197]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[196]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[195]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[194]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[193]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[192]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[191]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[190]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[189]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[188]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[187]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[186]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[185]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[184]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[183]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[182]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[181]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[180]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[179]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[178]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[177]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[176]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[175]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[174]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[173]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[172]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[171]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[170]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[169]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[168]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[167]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[166]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[165]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[164]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[163]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[162]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[161]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[160]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[159]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[158]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[157]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[156]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[155]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[154]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[153]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[152]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[151]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[150]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[149]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[148]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[147]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[146]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[145]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[144]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[143]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[142]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[141]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[140]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[139]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[138]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[137]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[136]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[135]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[134]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[133]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[132]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[131]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[130]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[129]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[128]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[127]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[126]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[125]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[124]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[123]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[122]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[121]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[120]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[119]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[118]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[117]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[116]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[115]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[114]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[113]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[112]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[111]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[110]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[109]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[108]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[107]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[106]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[105]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[104]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[103]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[102]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[101]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[100]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[99]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[98]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[97]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[96]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[95]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[94]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[93]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[92]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[91]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[90]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[89]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[88]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[87]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[86]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[85]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[84]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[83]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[82]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[81]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[80]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[79]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[78]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[77]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[76]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[75]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[74]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[73]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[72]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[71]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[70]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[69]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[68]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[67]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[66]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[65]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[64]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[63]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[62]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[61]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[60]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[59]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[58]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[57]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[56]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[55]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[54]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[53]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[52]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[51]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[50]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[49]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[48]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[47]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[46]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[45]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[44]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[43]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[42]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[41]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[40]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[39]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[38]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[37]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[36]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[35]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[34]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[33]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[32]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[31]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[30]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[29]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[28]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[27]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[26]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[25]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[24]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[23]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[22]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[21]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[20]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[19]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[18]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[17]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[16]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[15]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[14]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[13]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[12]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[11]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[10]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[9]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[8]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[7]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[6]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[5]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[4]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[3]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[2]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[1]}] +set_output_delay -clock vclk 1500 [get_ports {axi_req_o[0]}] diff --git a/flow/designs/gf12/ariane/rules-base.json b/flow/designs/gf12/ariane/rules-base.json index bbbbc988fd..bd38eecb86 100644 --- a/flow/designs/gf12/ariane/rules-base.json +++ b/flow/designs/gf12/ariane/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/coyote/constraint.sdc b/flow/designs/gf12/coyote/constraint.sdc index b110ae09d5..5aa5d3992f 100644 --- a/flow/designs/gf12/coyote/constraint.sdc +++ b/flow/designs/gf12/coyote/constraint.sdc @@ -7,1576 +7,1578 @@ current_design bsg_rocket_node_client_rocc # Timing Constraints ############################################################################### create_clock -name core_clk -period 4000 -waveform {0.0000 2000} [get_ports {clk_i}] +create_clock -name vclk -period 4000 set_clock_transition 59.0000 [get_clocks {core_clk}] set_clock_uncertainty -setup 200.0000 core_clk set_clock_uncertainty -hold 20.0000 core_clk -set_clock_latency -source 0.0000 [get_clocks {core_clk}] +set_clock_latency 1000 [get_clocks {core_clk}] +set_clock_latency 1000 [get_clocks {vclk}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {en_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {en_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[69]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[70]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[71]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[72]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[73]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[74]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[75]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[76]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[77]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[78]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[79]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_v_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_yumi_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_yumi_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {reset_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {reset_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_ready_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_ready_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_i_busy_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_i_busy_}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_i_interrupt_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_i_interrupt_}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[100]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[101]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[102]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[103]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[104]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[105]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[106]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[107]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[108]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[109]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[110]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[111]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[112]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[113]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[114]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[115]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[116]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[117]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[118]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[119]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[120]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[121]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[122]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[69]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[70]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[71]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[72]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[73]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[74]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[75]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[76]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[77]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[78]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[79]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[80]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[81]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[82]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[83]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[84]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[85]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[86]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[87]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[88]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[89]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[90]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[91]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[92]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[93]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[94]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[95]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[96]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[97]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[98]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[99]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_v_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_v_i}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[0]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[10]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[11]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[12]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[13]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[14]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[15]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[16]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[17]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[18]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[19]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[1]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[20]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[21]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[22]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[23]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[24]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[25]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[26]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[27]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[28]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[29]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[2]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[30]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[31]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[32]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[33]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[34]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[35]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[36]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[37]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[38]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[39]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[3]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[40]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[41]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[42]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[43]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[44]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[45]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[46]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[47]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[48]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[49]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[4]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[50]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[51]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[52]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[53]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[54]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[55]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[56]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[57]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[58]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[59]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[5]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[60]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[61]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[62]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[63]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[64]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[65]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[66]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[67]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[68]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[69]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[6]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[70]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[71]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[72]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[73]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[74]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[75]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[76]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[77]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[78]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[79]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[7]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[8]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[9]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_ready_o}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_v_o}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[0]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[100]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[101]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[102]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[103]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[104]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[105]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[106]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[107]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[108]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[109]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[10]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[110]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[111]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[112]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[113]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[114]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[115]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[116]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[117]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[118]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[119]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[11]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[120]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[121]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[122]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[123]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[123]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[124]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[124]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[125]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[125]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[126]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[126]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[127]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[127]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[128]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[128]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[129]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[129]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[12]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[130]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[130]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[131]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[131]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[132]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[132]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[133]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[133]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[134]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[134]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[135]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[135]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[136]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[136]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[137]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[137]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[138]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[138]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[139]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[139]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[13]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[140]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[140]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[141]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[141]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[142]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[142]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[143]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[143]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[144]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[144]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[145]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[145]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[146]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[146]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[147]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[147]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[148]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[148]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[149]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[149]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[14]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[150]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[150]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[151]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[151]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[152]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[152]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[153]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[153]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[154]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[154]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[155]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[155]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[156]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[156]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[157]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[157]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[158]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[158]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[159]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[159]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[15]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[16]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[17]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[18]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[19]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[1]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[20]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[21]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[22]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[23]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[24]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[25]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[26]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[27]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[28]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[29]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[2]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[30]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[31]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[32]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[33]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[34]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[35]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[36]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[37]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[38]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[39]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[3]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[40]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[41]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[42]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[43]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[44]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[45]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[46]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[47]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[48]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[49]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[4]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[50]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[51]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[52]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[53]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[54]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[55]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[56]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[57]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[58]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[59]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[5]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[60]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[61]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[62]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[63]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[64]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[65]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[66]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[67]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[68]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[69]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[6]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[70]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[71]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[72]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[73]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[74]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[75]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[76]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[77]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[78]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[79]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[7]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[80]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[81]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[82]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[83]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[84]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[85]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[86]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[87]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[88]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[89]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[8]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[90]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[91]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[92]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[93]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[94]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[95]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[96]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[97]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[98]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[99]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[9]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_v_o}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_exception_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_exception_}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_host_id_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_host_id_}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_s_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_s_}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_ready_o}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[0]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[100]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[101]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[102]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[103]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[104]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[105]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[106]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[107]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[108]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[109]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[10]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[110]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[111]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[112]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[113]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[114]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[115]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[116]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[117]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[118]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[119]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[11]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[120]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[121]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[122]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[123]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[123]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[124]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[124]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[125]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[125]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[126]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[126]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[127]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[127]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[128]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[128]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[129]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[129]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[12]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[130]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[130]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[131]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[131]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[132]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[132]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[133]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[133]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[134]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[134]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[135]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[135]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[136]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[136]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[137]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[137]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[138]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[138]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[139]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[139]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[13]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[140]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[140]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[141]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[141]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[142]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[142]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[143]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[143]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[144]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[144]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[145]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[145]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[146]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[146]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[147]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[147]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[148]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[148]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[149]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[149]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[14]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[150]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[150]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[151]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[151]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[152]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[152]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[153]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[153]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[154]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[154]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[155]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[155]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[156]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[156]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[157]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[157]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[158]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[158]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[159]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[159]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[15]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[160]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[160]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[161]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[161]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[162]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[162]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[163]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[163]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[164]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[164]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[165]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[165]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[166]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[166]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[167]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[167]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[168]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[168]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[169]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[169]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[16]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[170]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[170]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[171]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[171]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[172]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[172]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[173]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[173]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[174]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[174]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[175]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[175]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[176]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[176]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[177]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[177]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[178]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[178]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[179]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[179]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[17]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[180]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[180]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[181]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[181]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[182]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[182]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[183]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[183]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[184]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[184]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[185]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[185]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[186]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[186]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[187]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[187]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[188]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[188]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[189]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[189]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[18]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[190]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[190]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[191]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[191]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[192]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[192]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[193]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[193]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[194]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[194]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[195]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[195]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[196]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[196]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[197]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[197]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[198]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[198]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[199]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[199]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[19]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[1]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[200]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[200]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[201]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[201]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[202]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[202]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[203]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[203]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[204]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[204]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[205]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[205]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[206]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[206]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[207]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[207]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[208]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[208]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[209]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[209]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[20]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[210]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[210]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[211]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[211]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[212]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[212]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[213]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[213]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[214]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[214]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[215]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[215]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[216]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[216]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[217]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[217]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[218]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[218]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[219]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[219]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[21]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[220]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[220]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[221]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[221]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[222]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[222]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[223]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[223]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[224]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[224]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[225]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[225]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[226]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[226]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[227]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[227]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[228]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[228]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[229]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[229]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[22]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[230]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[230]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[231]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[231]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[232]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[232]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[233]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[233]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[234]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[234]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[235]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[235]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[236]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[236]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[237]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[237]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[238]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[238]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[239]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[239]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[23]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[240]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[240]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[241]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[241]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[242]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[242]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[243]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[243]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[244]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[244]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[245]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[245]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[246]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[246]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[247]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[247]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[248]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[248]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[249]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[249]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[24]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[250]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[250]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[251]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[251]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[252]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[252]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[25]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[26]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[27]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[28]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[29]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[2]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[30]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[31]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[32]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[33]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[34]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[35]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[36]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[37]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[38]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[39]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[3]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[40]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[41]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[42]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[43]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[44]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[45]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[46]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[47]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[48]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[49]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[4]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[50]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[51]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[52]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[53]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[54]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[55]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[56]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[57]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[58]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[59]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[5]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[60]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[61]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[62]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[63]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[64]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[65]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[66]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[67]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[68]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[69]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[6]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[70]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[71]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[72]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[73]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[74]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[75]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[76]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[77]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[78]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[79]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[7]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[80]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[81]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[82]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[83]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[84]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[85]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[86]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[87]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[88]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[89]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[8]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[90]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[91]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[92]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[93]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[94]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[95]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[96]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[97]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[98]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[99]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[9]}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_v_o}] set_output_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_ready_o}] set_disable_timing -from {CLKA} -to {CLKB} \ [get_cells {r2f.rocket.RocketTile.dcache.data.T112.mem.macro_mem0.macro_mem0}] set_disable_timing -from {CLKB} -to {CLKA} \ diff --git a/flow/designs/gf12/coyote/constraint_hier.sdc b/flow/designs/gf12/coyote/constraint_hier.sdc index 3ca86c77ea..0e267aa191 100644 --- a/flow/designs/gf12/coyote/constraint_hier.sdc +++ b/flow/designs/gf12/coyote/constraint_hier.sdc @@ -7,1576 +7,1578 @@ current_design bsg_rocket_node_client_rocc # Timing Constraints ############################################################################### create_clock -name core_clk -period 4000 -waveform {0.0000 2000} [get_ports {clk_i}] +create_clock -name vclk -period 4000 set_clock_transition 59.0000 [get_clocks {core_clk}] set_clock_uncertainty -setup 200.0000 core_clk set_clock_uncertainty -hold 20.0000 core_clk -set_clock_latency -source 0.0000 [get_clocks {core_clk}] +set_clock_latency 1000 [get_clocks {core_clk}] +set_clock_latency 1000 [get_clocks {vclk}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {en_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {en_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[69]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[70]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[71]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[72]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[73]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[74]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[75]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[76]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[77]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[78]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[79]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_v_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_yumi_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_yumi_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {reset_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {reset_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_ready_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_ready_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_i_busy_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_i_busy_}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_i_interrupt_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_i_interrupt_}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[100]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[101]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[102]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[103]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[104]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[105]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[106]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[107]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[108]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[109]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[110]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[111]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[112]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[113]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[114]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[115]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[116]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[117]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[118]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[119]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[120]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[121]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[122]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[69]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[70]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[71]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[72]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[73]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[74]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[75]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[76]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[77]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[78]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[79]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[80]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[81]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[82]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[83]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[84]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[85]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[86]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[87]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[88]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[89]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[90]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[91]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[92]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[93]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[94]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[95]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[96]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[97]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[98]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[99]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_v_i}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[0]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[10]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[11]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[12]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[13]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[14]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[15]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[16]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[17]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[18]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[19]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[1]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[20]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[21]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[22]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[23]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[24]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[25]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[26]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[27]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[28]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[29]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[2]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[30]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[31]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[32]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[33]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[34]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[35]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[36]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[37]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[38]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[39]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[3]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[40]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[41]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[42]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[43]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[44]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[45]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[46]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[47]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[48]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[49]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[4]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[50]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[51]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[52]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[53]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[54]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[55]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[56]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[57]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[58]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[59]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[5]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[60]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[61]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[62]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[63]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[64]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[65]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[66]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[67]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[68]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[6]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[7]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[8]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_data_i[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_data_i[9]}] set_input_delay 2000 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_v_i}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_v_i}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[0]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[10]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[11]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[12]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[13]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[14]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[15]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[16]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[17]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[18]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[19]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[1]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[20]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[21]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[22]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[23]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[24]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[25]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[26]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[27]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[28]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[29]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[2]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[30]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[31]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[32]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[33]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[34]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[35]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[36]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[37]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[38]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[39]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[3]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[40]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[41]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[42]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[43]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[44]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[45]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[46]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[47]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[48]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[49]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[4]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[50]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[51]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[52]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[53]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[54]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[55]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[56]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[57]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[58]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[59]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[5]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[60]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[61]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[62]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[63]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[64]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[65]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[66]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[67]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[68]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[69]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[6]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[70]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[71]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[72]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[73]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[74]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[75]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[76]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[77]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[78]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[79]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[7]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[8]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_data_o[9]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_ready_o}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {fsb_node_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {fsb_node_v_o}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[0]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[100]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[101]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[102]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[103]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[104]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[105]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[106]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[107]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[108]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[109]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[10]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[110]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[111]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[112]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[113]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[114]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[115]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[116]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[117]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[118]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[119]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[11]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[120]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[121]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[122]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[123]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[123]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[124]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[124]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[125]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[125]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[126]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[126]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[127]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[127]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[128]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[128]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[129]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[129]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[12]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[130]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[130]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[131]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[131]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[132]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[132]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[133]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[133]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[134]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[134]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[135]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[135]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[136]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[136]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[137]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[137]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[138]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[138]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[139]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[139]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[13]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[140]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[140]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[141]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[141]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[142]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[142]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[143]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[143]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[144]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[144]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[145]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[145]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[146]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[146]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[147]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[147]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[148]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[148]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[149]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[149]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[14]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[150]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[150]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[151]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[151]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[152]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[152]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[153]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[153]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[154]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[154]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[155]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[155]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[156]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[156]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[157]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[157]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[158]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[158]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[159]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[159]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[15]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[16]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[17]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[18]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[19]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[1]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[20]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[21]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[22]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[23]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[24]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[25]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[26]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[27]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[28]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[29]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[2]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[30]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[31]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[32]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[33]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[34]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[35]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[36]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[37]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[38]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[39]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[3]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[40]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[41]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[42]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[43]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[44]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[45]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[46]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[47]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[48]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[49]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[4]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[50]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[51]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[52]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[53]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[54]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[55]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[56]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[57]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[58]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[59]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[5]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[60]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[61]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[62]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[63]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[64]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[65]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[66]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[67]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[68]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[69]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[6]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[70]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[71]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[72]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[73]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[74]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[75]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[76]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[77]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[78]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[79]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[7]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[80]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[81]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[82]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[83]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[84]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[85]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[86]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[87]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[88]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[89]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[8]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[90]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[91]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[92]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[93]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[94]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[95]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[96]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[97]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[98]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[99]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_data_o[9]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_cmd_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_cmd_v_o}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_exception_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_exception_}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_host_id_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_host_id_}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_ctrl_o_s_}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_ctrl_o_s_}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_req_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_req_ready_o}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[0]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[0]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[100]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[100]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[101]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[101]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[102]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[102]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[103]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[103]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[104]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[104]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[105]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[105]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[106]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[106]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[107]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[107]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[108]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[108]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[109]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[109]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[10]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[10]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[110]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[110]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[111]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[111]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[112]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[112]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[113]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[113]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[114]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[114]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[115]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[115]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[116]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[116]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[117]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[117]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[118]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[118]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[119]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[119]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[11]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[11]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[120]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[120]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[121]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[121]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[122]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[122]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[123]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[123]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[124]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[124]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[125]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[125]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[126]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[126]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[127]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[127]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[128]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[128]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[129]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[129]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[12]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[12]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[130]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[130]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[131]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[131]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[132]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[132]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[133]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[133]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[134]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[134]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[135]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[135]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[136]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[136]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[137]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[137]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[138]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[138]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[139]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[139]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[13]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[13]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[140]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[140]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[141]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[141]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[142]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[142]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[143]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[143]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[144]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[144]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[145]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[145]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[146]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[146]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[147]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[147]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[148]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[148]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[149]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[149]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[14]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[14]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[150]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[150]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[151]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[151]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[152]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[152]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[153]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[153]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[154]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[154]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[155]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[155]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[156]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[156]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[157]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[157]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[158]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[158]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[159]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[159]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[15]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[15]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[160]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[160]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[161]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[161]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[162]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[162]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[163]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[163]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[164]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[164]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[165]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[165]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[166]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[166]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[167]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[167]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[168]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[168]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[169]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[169]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[16]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[16]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[170]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[170]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[171]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[171]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[172]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[172]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[173]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[173]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[174]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[174]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[175]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[175]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[176]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[176]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[177]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[177]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[178]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[178]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[179]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[179]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[17]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[17]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[180]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[180]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[181]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[181]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[182]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[182]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[183]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[183]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[184]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[184]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[185]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[185]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[186]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[186]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[187]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[187]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[188]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[188]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[189]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[189]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[18]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[18]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[190]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[190]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[191]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[191]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[192]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[192]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[193]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[193]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[194]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[194]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[195]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[195]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[196]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[196]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[197]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[197]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[198]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[198]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[199]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[199]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[19]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[19]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[1]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[1]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[200]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[200]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[201]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[201]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[202]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[202]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[203]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[203]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[204]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[204]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[205]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[205]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[206]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[206]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[207]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[207]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[208]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[208]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[209]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[209]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[20]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[20]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[210]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[210]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[211]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[211]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[212]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[212]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[213]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[213]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[214]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[214]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[215]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[215]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[216]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[216]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[217]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[217]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[218]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[218]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[219]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[219]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[21]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[21]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[220]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[220]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[221]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[221]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[222]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[222]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[223]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[223]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[224]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[224]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[225]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[225]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[226]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[226]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[227]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[227]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[228]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[228]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[229]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[229]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[22]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[22]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[230]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[230]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[231]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[231]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[232]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[232]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[233]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[233]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[234]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[234]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[235]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[235]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[236]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[236]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[237]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[237]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[238]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[238]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[239]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[239]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[23]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[23]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[240]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[240]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[241]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[241]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[242]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[242]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[243]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[243]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[244]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[244]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[245]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[245]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[246]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[246]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[247]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[247]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[248]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[248]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[249]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[249]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[24]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[24]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[250]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[250]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[251]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[251]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[252]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[252]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[25]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[25]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[26]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[26]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[27]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[27]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[28]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[28]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[29]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[29]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[2]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[2]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[30]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[30]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[31]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[31]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[32]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[32]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[33]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[33]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[34]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[34]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[35]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[35]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[36]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[36]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[37]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[37]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[38]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[38]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[39]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[39]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[3]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[3]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[40]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[40]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[41]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[41]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[42]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[42]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[43]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[43]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[44]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[44]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[45]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[45]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[46]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[46]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[47]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[47]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[48]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[48]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[49]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[49]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[4]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[4]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[50]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[50]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[51]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[51]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[52]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[52]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[53]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[53]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[54]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[54]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[55]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[55]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[56]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[56]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[57]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[57]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[58]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[58]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[59]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[59]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[5]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[5]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[60]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[60]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[61]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[61]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[62]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[62]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[63]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[63]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[64]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[64]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[65]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[65]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[66]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[66]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[67]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[67]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[68]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[68]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[69]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[69]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[6]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[6]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[70]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[70]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[71]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[71]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[72]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[72]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[73]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[73]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[74]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[74]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[75]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[75]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[76]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[76]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[77]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[77]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[78]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[78]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[79]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[79]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[7]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[7]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[80]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[80]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[81]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[81]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[82]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[82]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[83]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[83]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[84]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[84]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[85]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[85]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[86]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[86]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[87]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[87]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[88]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[88]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[89]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[89]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[8]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[8]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[90]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[90]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[91]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[91]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[92]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[92]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[93]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[93]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[94]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[94]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[95]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[95]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[96]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[96]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[97]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[97]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[98]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[98]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[99]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[99]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_data_o[9]}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_data_o[9]}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_mem_resp_v_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_mem_resp_v_o}] set_output_delay 200 \ - -clock [get_clocks {core_clk}] -add_delay [get_ports {rocc_resp_ready_o}] + -clock [get_clocks {vclk}] -add_delay [get_ports {rocc_resp_ready_o}] set_disable_timing -from {CLKA} -to {CLKB} \ [get_cells {r2f/rocket/RocketTile/dcache/data/T112/mem/macro_mem0/macro_mem0}] set_disable_timing -from {CLKB} -to {CLKA} \ diff --git a/flow/designs/gf12/coyote/rules-base.json b/flow/designs/gf12/coyote/rules-base.json index e4286e371c..97e26689b1 100644 --- a/flow/designs/gf12/coyote/rules-base.json +++ b/flow/designs/gf12/coyote/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/gcd/constraint.sdc b/flow/designs/gf12/gcd/constraint.sdc index d7ee23ad0a..a2c5ced72b 100644 --- a/flow/designs/gf12/gcd/constraint.sdc +++ b/flow/designs/gf12/gcd/constraint.sdc @@ -8,11 +8,15 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] # set_timing_derate -early 0.9500 set_timing_derate -late 1.0500 diff --git a/flow/designs/gf12/gcd/rules-base.json b/flow/designs/gf12/gcd/rules-base.json index 6872b4b282..65a97f60d8 100644 --- a/flow/designs/gf12/gcd/rules-base.json +++ b/flow/designs/gf12/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/ibex/constraint.sdc b/flow/designs/gf12/ibex/constraint.sdc index 85d691d76e..45c4d20b68 100644 --- a/flow/designs/gf12/ibex/constraint.sdc +++ b/flow/designs/gf12/ibex/constraint.sdc @@ -8,11 +8,15 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] set_timing_derate -early 0.9500 set_timing_derate -late 1.0500 diff --git a/flow/designs/gf12/ibex/rules-base.json b/flow/designs/gf12/ibex/rules-base.json index f63e0fbc86..e723f4d7a1 100644 --- a/flow/designs/gf12/ibex/rules-base.json +++ b/flow/designs/gf12/ibex/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/jpeg/constraint.sdc b/flow/designs/gf12/jpeg/constraint.sdc index 7502e45e9e..7fdb85b2d0 100644 --- a/flow/designs/gf12/jpeg/constraint.sdc +++ b/flow/designs/gf12/jpeg/constraint.sdc @@ -8,11 +8,15 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] set_timing_derate -early 0.9500 set_timing_derate -late 1.0500 diff --git a/flow/designs/gf12/jpeg/rules-base.json b/flow/designs/gf12/jpeg/rules-base.json index caa0d2187d..80a2992745 100644 --- a/flow/designs/gf12/jpeg/rules-base.json +++ b/flow/designs/gf12/jpeg/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/swerv_wrapper/constraint.sdc b/flow/designs/gf12/swerv_wrapper/constraint.sdc index 186b5121f8..89bb8f58c2 100644 --- a/flow/designs/gf12/swerv_wrapper/constraint.sdc +++ b/flow/designs/gf12/swerv_wrapper/constraint.sdc @@ -7,10 +7,16 @@ current_design swerv_wrapper # Timing Constraints ############################################################################### create_clock -name core_clock -period 1500.0 -waveform {0.0000 750.0} [get_ports {clk}] +create_clock -name vclk_core_clock -period 1500.0 +set_clock_latency 187.5 [get_clocks {core_clock}] +set_clock_latency 187.5 [get_clocks {vclk_core_clock}] set_clock_uncertainty -setup 70.0000 core_clock set_clock_uncertainty -hold 70.0000 core_clock #set_propagated_clock [get_clocks {core_clock}] create_clock -name jtag_clock -period 1500 -waveform {0.0000 750.0} [get_ports {jtag_tck}] +create_clock -name vclk_jtag_clock -period 1500 +set_clock_latency 187.5 [get_clocks {jtag_clock}] +set_clock_latency 187.5 [get_clocks {vclk_jtag_clock}] set_clock_uncertainty -setup 70.0000 jtag_clock set_clock_uncertainty -hold 70.0000 jtag_clock #set_propagated_clock [get_clocks {jtag_clock}] @@ -40,9 +46,9 @@ foreach input [all_inputs] { lappend input_not_jtag_ports $input } } -set_input_delay 375 -clock jtag_clock $jtag_ports -set_output_delay 375 -clock jtag_clock [get_ports "jtag_tdo"] -set_input_delay 750 -clock core_clock $input_not_jtag_ports +set_input_delay 375 -clock vclk_jtag_clock $jtag_ports +set_output_delay 375 -clock vclk_jtag_clock [get_ports "jtag_tdo"] +set_input_delay 750 -clock vclk_core_clock $input_not_jtag_ports set ports_list [list] foreach output [all_outputs] { set addFlag 1 @@ -56,7 +62,7 @@ foreach output [all_outputs] { lappend ports_list $output } } -set_output_delay 750 -clock core_clock $ports_list +set_output_delay 750 -clock vclk_core_clock $ports_list set_driving_cell -lib_cell BUFH_X2N_A9PP84TR_C14 [all_inputs] diff --git a/flow/designs/gf12/swerv_wrapper/rules-base.json b/flow/designs/gf12/swerv_wrapper/rules-base.json index 3cd8fb200b..f9e320e698 100644 --- a/flow/designs/gf12/swerv_wrapper/rules-base.json +++ b/flow/designs/gf12/swerv_wrapper/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 2, + "value": 4, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf12/tinyRocket/constraint.sdc b/flow/designs/gf12/tinyRocket/constraint.sdc index 79e26f0bee..36738c4e93 100644 --- a/flow/designs/gf12/tinyRocket/constraint.sdc +++ b/flow/designs/gf12/tinyRocket/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/gf12/tinyRocket/rules-base.json b/flow/designs/gf12/tinyRocket/rules-base.json index ade7a44031..6acb5a1402 100644 --- a/flow/designs/gf12/tinyRocket/rules-base.json +++ b/flow/designs/gf12/tinyRocket/rules-base.json @@ -4,7 +4,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf180/aes-hybrid/rules-base.json b/flow/designs/gf180/aes-hybrid/rules-base.json index d03700bb91..15f1cf7e59 100644 --- a/flow/designs/gf180/aes-hybrid/rules-base.json +++ b/flow/designs/gf180/aes-hybrid/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -109,4 +109,4 @@ "value": 729921, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/gf180/aes/constraint.sdc b/flow/designs/gf180/aes/constraint.sdc index 9efd6867db..e4dd8807fe 100644 --- a/flow/designs/gf180/aes/constraint.sdc +++ b/flow/designs/gf180/aes/constraint.sdc @@ -8,11 +8,15 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] set_timing_derate -early 0.9500 set_timing_derate -late 1.0500 diff --git a/flow/designs/gf180/aes/rules-base.json b/flow/designs/gf180/aes/rules-base.json index e07c885342..e9fa096dda 100644 --- a/flow/designs/gf180/aes/rules-base.json +++ b/flow/designs/gf180/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -83.0, + "value": -85.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -95.7, + "value": -98.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 806715, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/gf180/ibex/constraint.sdc b/flow/designs/gf180/ibex/constraint.sdc index 24711119f1..f7b02ffb4b 100644 --- a/flow/designs/gf180/ibex/constraint.sdc +++ b/flow/designs/gf180/ibex/constraint.sdc @@ -8,9 +8,13 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] set_false_path -from [get_ports {rst_ni}] diff --git a/flow/designs/gf180/ibex/rules-base.json b/flow/designs/gf180/ibex/rules-base.json index 7c98367547..8fda67067c 100644 --- a/flow/designs/gf180/ibex/rules-base.json +++ b/flow/designs/gf180/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -2.01, + "value": -2.6, "compare": ">=" }, "cts__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -2.22, + "value": -3.4, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 764974, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/gf180/jpeg/constraint.sdc b/flow/designs/gf180/jpeg/constraint.sdc index 42d6b4abf9..0f95432a77 100644 --- a/flow/designs/gf180/jpeg/constraint.sdc +++ b/flow/designs/gf180/jpeg/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/gf180/jpeg/rules-base.json b/flow/designs/gf180/jpeg/rules-base.json index 89974a4af5..fab8c75345 100644 --- a/flow/designs/gf180/jpeg/rules-base.json +++ b/flow/designs/gf180/jpeg/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf180/riscv32i/constraint.sdc b/flow/designs/gf180/riscv32i/constraint.sdc index 4ecde56556..4e23cccf88 100644 --- a/flow/designs/gf180/riscv32i/constraint.sdc +++ b/flow/designs/gf180/riscv32i/constraint.sdc @@ -6,7 +6,11 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/gf180/riscv32i/rules-base.json b/flow/designs/gf180/riscv32i/rules-base.json index b09a16af77..bc40ee035f 100644 --- a/flow/designs/gf180/riscv32i/rules-base.json +++ b/flow/designs/gf180/riscv32i/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf180/uart-blocks/constraint.sdc b/flow/designs/gf180/uart-blocks/constraint.sdc index e4bcee59d1..87b40db87f 100644 --- a/flow/designs/gf180/uart-blocks/constraint.sdc +++ b/flow/designs/gf180/uart-blocks/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/gf180/uart-blocks/rules-base.json b/flow/designs/gf180/uart-blocks/rules-base.json index 85f2a39643..c46f11f4a6 100644 --- a/flow/designs/gf180/uart-blocks/rules-base.json +++ b/flow/designs/gf180/uart-blocks/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/gf180/uart-blocks/uart_rx/constraint.sdc b/flow/designs/gf180/uart-blocks/uart_rx/constraint.sdc index e4bcee59d1..87b40db87f 100644 --- a/flow/designs/gf180/uart-blocks/uart_rx/constraint.sdc +++ b/flow/designs/gf180/uart-blocks/uart_rx/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/aes/constraint.sdc b/flow/designs/ihp-sg13g2/aes/constraint.sdc index f0b3b99355..26970d9df7 100644 --- a/flow/designs/ihp-sg13g2/aes/constraint.sdc +++ b/flow/designs/ihp-sg13g2/aes/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/aes/rules-base.json b/flow/designs/ihp-sg13g2/aes/rules-base.json index 8f40b47a23..05b9867200 100644 --- a/flow/designs/ihp-sg13g2/aes/rules-base.json +++ b/flow/designs/ihp-sg13g2/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/gcd/constraint.sdc b/flow/designs/ihp-sg13g2/gcd/constraint.sdc index c50ffe37b4..1fa5609ac1 100644 --- a/flow/designs/ihp-sg13g2/gcd/constraint.sdc +++ b/flow/designs/ihp-sg13g2/gcd/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/gcd/rules-base.json b/flow/designs/ihp-sg13g2/gcd/rules-base.json index 67d871075a..16d906c42e 100644 --- a/flow/designs/ihp-sg13g2/gcd/rules-base.json +++ b/flow/designs/ihp-sg13g2/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/I2cDeviceCtrl/constraint.sdc b/flow/designs/ihp-sg13g2/i2c-gpio-expander/I2cDeviceCtrl/constraint.sdc index b86c899166..ff4d0581c4 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/I2cDeviceCtrl/constraint.sdc +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/I2cDeviceCtrl/constraint.sdc @@ -6,15 +6,18 @@ set_max_transition 3 [current_design] set_max_area 0 create_clock [get_ports clock] -name clock -period 20.0 -waveform {0 10.0} +create_clock -name vclk -period 20.0 +set input_delay_value_clock 4.0 +set output_delay_value_clock 4.0 +set_clock_latency [expr $input_delay_value_clock * 0.5] [get_clocks {clock}] +set_clock_latency [expr $input_delay_value_clock * 0.5] [get_clocks {vclk}] set_ideal_network [get_ports clock] set_clock_uncertainty 0.15 [get_clocks clock] set_clock_transition 0.25 [get_clocks clock] -set input_delay_value_clock 4.0 -set output_delay_value_clock 4.0 set clk_indx_clock [lsearch [all_inputs] [get_port clock]] set all_inputs_wo_clk_rst_clock [lreplace [all_inputs] $clk_indx_clock $clk_indx_clock ""] -set_input_delay $input_delay_value_clock -clock [get_clocks clock] $all_inputs_wo_clk_rst_clock -set_output_delay $output_delay_value_clock -clock [get_clocks clock] [all_outputs] +set_input_delay $input_delay_value_clock -clock [get_clocks {vclk}] $all_inputs_wo_clk_rst_clock +set_output_delay $output_delay_value_clock -clock [get_clocks {vclk}] [all_outputs] set_timing_derate -early 0.95 set_timing_derate -late 1.05 diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc b/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc index 2c765360c8..a67abe56bf 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc @@ -7,11 +7,14 @@ set_max_area 0 set_ideal_network [get_pins sg13g2_IOPad_io_clock/p2c] create_clock [get_pins sg13g2_IOPad_io_clock/p2c] -name clk_core -period 20.0 -waveform {0 10.0} -set_clock_uncertainty 0.15 [get_clocks clk_core] -set_clock_transition 0.25 [get_clocks clk_core] - +set clk_core_io_name vclk_clk_core +create_clock -name $clk_core_io_name -period 20.0 set input_delay_value_clk_core 4.0 set output_delay_value_clk_core 4.0 +set_clock_latency [expr $input_delay_value_clk_core * 0.5] [get_clocks clk_core] +set_clock_latency [expr $input_delay_value_clk_core * 0.5] [get_clocks $clk_core_io_name] +set_clock_uncertainty 0.15 [get_clocks clk_core] +set_clock_transition 0.25 [get_clocks clk_core] set clock_ports [get_ports { io_clock_PAD @@ -29,16 +32,16 @@ set clk_core_inout_16mA_ports [get_ports { io_gpio_7_PAD }] set_driving_cell -lib_cell sg13g2_IOPadInOut16mA -pin pad $clk_core_inout_16mA_ports -set_input_delay $input_delay_value_clk_core -clock clk_core $clk_core_inout_16mA_ports -set_output_delay $output_delay_value_clk_core -clock clk_core $clk_core_inout_16mA_ports +set_input_delay $input_delay_value_clk_core -clock $clk_core_io_name $clk_core_inout_16mA_ports +set_output_delay $output_delay_value_clk_core -clock $clk_core_io_name $clk_core_inout_16mA_ports set clk_core_inout_4mA_ports [get_ports { io_i2c_scl_PAD io_i2c_sda_PAD }] set_driving_cell -lib_cell sg13g2_IOPadInOut4mA -pin pad $clk_core_inout_4mA_ports -set_input_delay $input_delay_value_clk_core -clock clk_core $clk_core_inout_4mA_ports -set_output_delay $output_delay_value_clk_core -clock clk_core $clk_core_inout_4mA_ports +set_input_delay $input_delay_value_clk_core -clock $clk_core_io_name $clk_core_inout_4mA_ports +set_output_delay $output_delay_value_clk_core -clock $clk_core_io_name $clk_core_inout_4mA_ports set clk_core_input_ports [get_ports { io_reset_PAD @@ -47,13 +50,13 @@ set clk_core_input_ports [get_ports { io_address_2_PAD }] set_driving_cell -lib_cell sg13g2_IOPadIn -pin pad $clk_core_input_ports -set_input_delay $input_delay_value_clk_core -clock clk_core $clk_core_input_ports +set_input_delay $input_delay_value_clk_core -clock $clk_core_io_name $clk_core_input_ports set clk_core_output_4mA_ports [get_ports { io_i2c_interrupt_PAD }] set_driving_cell -lib_cell sg13g2_IOPadOut4mA -pin pad $clk_core_output_4mA_ports -set_output_delay $output_delay_value_clk_core -clock clk_core $clk_core_output_4mA_ports +set_output_delay $output_delay_value_clk_core -clock $clk_core_io_name $clk_core_output_4mA_ports set_load -pin_load 5 [all_inputs] set_load -pin_load 5 [all_outputs] diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json b/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json index 40d1f0c119..413eea9789 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/ibex/constraint.sdc b/flow/designs/ihp-sg13g2/ibex/constraint.sdc index cbf4208c5b..d2de73ec15 100644 --- a/flow/designs/ihp-sg13g2/ibex/constraint.sdc +++ b/flow/designs/ihp-sg13g2/ibex/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc b/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc index 31ddde31d7..9f3f772f51 100644 --- a/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc +++ b/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc @@ -8,8 +8,11 @@ current_design ibex_core # Timing Constraints ############################################################################### create_clock -name core_clock -period 15.0 -waveform {0.0000 7.5} [get_ports {clk_i}] +create_clock -name vclk -period 15.0 +set_clock_latency [expr $io_delay * 0.5] [get_clocks {core_clock}] +set_clock_latency [expr $io_delay * 0.5] [get_clocks {vclk}] set_clock_uncertainty $uncertainty [all_clocks] # -set_input_delay -clock [get_clocks core_clock] -add_delay -max $io_delay [all_inputs] -set_output_delay -clock [get_clocks core_clock] -add_delay -max $io_delay [all_outputs] +set_input_delay -clock [get_clocks {vclk}] -add_delay -max $io_delay [all_inputs] +set_output_delay -clock [get_clocks {vclk}] -add_delay -max $io_delay [all_outputs] diff --git a/flow/designs/ihp-sg13g2/ibex/rules-base.json b/flow/designs/ihp-sg13g2/ibex/rules-base.json index a9f814c115..6873532826 100644 --- a/flow/designs/ihp-sg13g2/ibex/rules-base.json +++ b/flow/designs/ihp-sg13g2/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/jpeg/constraint.sdc b/flow/designs/ihp-sg13g2/jpeg/constraint.sdc index 0ca3cc5b3d..2ddd9272bc 100644 --- a/flow/designs/ihp-sg13g2/jpeg/constraint.sdc +++ b/flow/designs/ihp-sg13g2/jpeg/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/jpeg/rules-base.json b/flow/designs/ihp-sg13g2/jpeg/rules-base.json index b40601e98c..dc6f5d5b1c 100644 --- a/flow/designs/ihp-sg13g2/jpeg/rules-base.json +++ b/flow/designs/ihp-sg13g2/jpeg/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc b/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc index 5b0a6f1b4e..06d3efa518 100644 --- a/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc +++ b/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc @@ -6,6 +6,10 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { @@ -14,5 +18,5 @@ foreach input [all_inputs] { } } -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/riscv32i/rules-base.json b/flow/designs/ihp-sg13g2/riscv32i/rules-base.json index c3b2347a30..bb96b14f20 100644 --- a/flow/designs/ihp-sg13g2/riscv32i/rules-base.json +++ b/flow/designs/ihp-sg13g2/riscv32i/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/ihp-sg13g2/spi/constraint.sdc b/flow/designs/ihp-sg13g2/spi/constraint.sdc index 81917df7ed..9a71fc4a5c 100644 --- a/flow/designs/ihp-sg13g2/spi/constraint.sdc +++ b/flow/designs/ihp-sg13g2/spi/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/ihp-sg13g2/spi/rules-base.json b/flow/designs/ihp-sg13g2/spi/rules-base.json index 662842528f..0236581edb 100644 --- a/flow/designs/ihp-sg13g2/spi/rules-base.json +++ b/flow/designs/ihp-sg13g2/spi/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/aes/constraint.sdc b/flow/designs/nangate45/aes/constraint.sdc index 95f709e341..d61bace699 100644 --- a/flow/designs/nangate45/aes/constraint.sdc +++ b/flow/designs/nangate45/aes/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/aes/rules-base.json b/flow/designs/nangate45/aes/rules-base.json index d19de231bc..fb0748b5b5 100644 --- a/flow/designs/nangate45/aes/rules-base.json +++ b/flow/designs/nangate45/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/ariane133/ariane.sdc b/flow/designs/nangate45/ariane133/ariane.sdc index 5d4d3da203..2c085f4107 100644 --- a/flow/designs/nangate45/ariane133/ariane.sdc +++ b/flow/designs/nangate45/ariane133/ariane.sdc @@ -11,8 +11,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/ariane133/rules-base.json b/flow/designs/nangate45/ariane133/rules-base.json index c89cb1be1c..8cdf224a9a 100644 --- a/flow/designs/nangate45/ariane133/rules-base.json +++ b/flow/designs/nangate45/ariane133/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/ariane136/constraint.sdc b/flow/designs/nangate45/ariane136/constraint.sdc index 34dd047647..875aad3e44 100644 --- a/flow/designs/nangate45/ariane136/constraint.sdc +++ b/flow/designs/nangate45/ariane136/constraint.sdc @@ -1,496 +1,499 @@ create_clock [get_ports clk_i] -name core_clock -period 6 -waveform {0 3} -set_input_delay -clock core_clock 0 [get_ports clk_i] -set_input_delay -clock core_clock 0 [get_ports rst_ni] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[63]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[62]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[61]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[60]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[59]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[58]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[57]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[56]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[55]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[54]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[53]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[52]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[51]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[50]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[49]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[48]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[47]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[46]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[45]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[44]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[43]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[42]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[41]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[40]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[39]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[38]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[37]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[36]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[35]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[34]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[33]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[32]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[31]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[30]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[29]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[28]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[27]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[26]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[25]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[24]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[23]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[22]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[21]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[20]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[19]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[18]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[17]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[16]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[15]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[14]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[13]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[12]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[11]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[10]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[9]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[8]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[7]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[6]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[5]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[4]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[3]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[2]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[1]}] -set_input_delay -clock core_clock 0 [get_ports {boot_addr_i[0]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[63]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[62]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[61]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[60]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[59]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[58]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[57]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[56]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[55]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[54]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[53]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[52]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[51]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[50]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[49]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[48]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[47]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[46]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[45]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[44]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[43]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[42]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[41]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[40]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[39]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[38]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[37]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[36]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[35]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[34]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[33]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[32]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[31]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[30]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[29]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[28]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[27]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[26]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[25]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[24]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[23]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[22]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[21]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[20]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[19]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[18]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[17]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[16]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[15]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[14]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[13]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[12]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[11]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[10]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[9]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[8]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[7]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[6]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[5]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[4]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[3]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[2]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[1]}] -set_input_delay -clock core_clock 0 [get_ports {hart_id_i[0]}] -set_input_delay -clock core_clock 0 [get_ports {irq_i[1]}] -set_input_delay -clock core_clock 0 [get_ports {irq_i[0]}] -set_input_delay -clock core_clock 0 [get_ports ipi_i] -set_input_delay -clock core_clock 0 [get_ports time_irq_i] -set_input_delay -clock core_clock 0 [get_ports debug_req_i] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[81]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[80]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[79]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[78]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[77]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[76]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[75]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[74]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[73]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[72]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[71]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[70]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[69]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[68]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[67]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[66]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[65]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[64]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[63]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[62]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[61]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[60]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[59]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[58]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[57]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[56]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[55]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[54]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[53]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[52]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[51]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[50]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[49]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[48]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[47]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[46]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[45]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[44]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[43]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[42]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[41]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[40]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[39]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[38]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[37]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[36]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[35]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[34]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[33]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[32]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[31]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[30]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[29]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[28]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[27]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[26]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[25]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[24]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[23]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[22]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[21]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[20]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[19]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[18]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[17]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[16]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[15]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[14]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[13]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[12]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[11]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[10]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[9]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[8]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[7]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[6]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[5]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[4]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[3]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[2]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[1]}] -set_input_delay -clock core_clock 0 [get_ports {axi_resp_i[0]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[277]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[276]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[275]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[274]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[273]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[272]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[271]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[270]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[269]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[268]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[267]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[266]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[265]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[264]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[263]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[262]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[261]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[260]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[259]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[258]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[257]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[256]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[255]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[254]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[253]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[252]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[251]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[250]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[249]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[248]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[247]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[246]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[245]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[244]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[243]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[242]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[241]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[240]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[239]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[238]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[237]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[236]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[235]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[234]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[233]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[232]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[231]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[230]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[229]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[228]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[227]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[226]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[225]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[224]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[223]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[222]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[221]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[220]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[219]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[218]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[217]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[216]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[215]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[214]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[213]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[212]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[211]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[210]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[209]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[208]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[207]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[206]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[205]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[204]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[203]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[202]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[201]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[200]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[199]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[198]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[197]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[196]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[195]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[194]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[193]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[192]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[191]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[190]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[189]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[188]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[187]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[186]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[185]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[184]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[183]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[182]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[181]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[180]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[179]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[178]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[177]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[176]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[175]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[174]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[173]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[172]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[171]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[170]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[169]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[168]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[167]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[166]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[165]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[164]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[163]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[162]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[161]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[160]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[159]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[158]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[157]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[156]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[155]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[154]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[153]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[152]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[151]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[150]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[149]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[148]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[147]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[146]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[145]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[144]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[143]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[142]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[141]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[140]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[139]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[138]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[137]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[136]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[135]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[134]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[133]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[132]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[131]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[130]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[129]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[128]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[127]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[126]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[125]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[124]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[123]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[122]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[121]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[120]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[119]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[118]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[117]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[116]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[115]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[114]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[113]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[112]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[111]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[110]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[109]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[108]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[107]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[106]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[105]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[104]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[103]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[102]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[101]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[100]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[99]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[98]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[97]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[96]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[95]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[94]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[93]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[92]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[91]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[90]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[89]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[88]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[87]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[86]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[85]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[84]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[83]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[82]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[81]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[80]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[79]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[78]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[77]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[76]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[75]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[74]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[73]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[72]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[71]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[70]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[69]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[68]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[67]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[66]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[65]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[64]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[63]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[62]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[61]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[60]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[59]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[58]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[57]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[56]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[55]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[54]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[53]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[52]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[51]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[50]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[49]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[48]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[47]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[46]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[45]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[44]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[43]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[42]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[41]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[40]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[39]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[38]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[37]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[36]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[35]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[34]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[33]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[32]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[31]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[30]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[29]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[28]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[27]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[26]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[25]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[24]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[23]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[22]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[21]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[20]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[19]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[18]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[17]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[16]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[15]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[14]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[13]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[12]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[11]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[10]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[9]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[8]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[7]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[6]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[5]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[4]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[3]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[2]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[1]}] -set_output_delay -clock core_clock 0 [get_ports {axi_req_o[0]}] +create_clock -name vclk -period 6 +set_clock_latency 0 [get_clocks {core_clock}] +set_clock_latency 0 [get_clocks {vclk}] +set_input_delay -clock vclk 0 [get_ports clk_i] +set_input_delay -clock vclk 0 [get_ports rst_ni] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[63]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[62]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[61]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[60]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[59]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[58]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[57]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[56]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[55]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[54]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[53]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[52]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[51]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[50]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[49]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[48]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[47]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[46]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[45]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[44]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[43]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[42]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[41]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[40]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[39]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[38]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[37]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[36]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[35]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[34]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[33]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[32]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[31]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[30]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[29]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[28]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[27]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[26]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[25]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[24]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[23]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[22]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[21]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[20]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[19]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[18]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[17]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[16]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[15]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[14]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[13]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[12]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[11]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[10]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[9]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[8]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[7]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[6]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[5]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[4]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[3]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[2]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[1]}] +set_input_delay -clock vclk 0 [get_ports {boot_addr_i[0]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[63]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[62]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[61]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[60]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[59]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[58]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[57]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[56]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[55]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[54]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[53]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[52]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[51]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[50]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[49]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[48]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[47]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[46]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[45]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[44]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[43]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[42]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[41]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[40]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[39]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[38]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[37]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[36]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[35]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[34]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[33]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[32]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[31]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[30]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[29]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[28]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[27]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[26]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[25]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[24]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[23]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[22]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[21]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[20]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[19]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[18]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[17]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[16]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[15]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[14]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[13]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[12]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[11]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[10]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[9]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[8]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[7]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[6]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[5]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[4]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[3]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[2]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[1]}] +set_input_delay -clock vclk 0 [get_ports {hart_id_i[0]}] +set_input_delay -clock vclk 0 [get_ports {irq_i[1]}] +set_input_delay -clock vclk 0 [get_ports {irq_i[0]}] +set_input_delay -clock vclk 0 [get_ports ipi_i] +set_input_delay -clock vclk 0 [get_ports time_irq_i] +set_input_delay -clock vclk 0 [get_ports debug_req_i] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[81]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[80]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[79]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[78]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[77]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[76]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[75]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[74]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[73]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[72]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[71]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[70]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[69]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[68]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[67]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[66]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[65]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[64]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[63]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[62]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[61]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[60]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[59]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[58]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[57]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[56]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[55]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[54]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[53]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[52]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[51]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[50]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[49]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[48]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[47]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[46]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[45]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[44]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[43]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[42]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[41]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[40]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[39]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[38]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[37]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[36]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[35]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[34]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[33]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[32]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[31]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[30]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[29]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[28]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[27]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[26]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[25]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[24]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[23]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[22]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[21]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[20]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[19]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[18]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[17]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[16]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[15]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[14]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[13]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[12]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[11]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[10]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[9]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[8]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[7]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[6]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[5]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[4]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[3]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[2]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[1]}] +set_input_delay -clock vclk 0 [get_ports {axi_resp_i[0]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[277]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[276]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[275]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[274]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[273]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[272]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[271]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[270]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[269]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[268]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[267]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[266]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[265]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[264]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[263]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[262]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[261]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[260]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[259]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[258]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[257]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[256]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[255]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[254]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[253]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[252]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[251]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[250]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[249]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[248]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[247]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[246]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[245]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[244]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[243]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[242]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[241]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[240]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[239]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[238]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[237]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[236]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[235]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[234]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[233]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[232]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[231]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[230]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[229]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[228]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[227]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[226]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[225]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[224]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[223]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[222]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[221]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[220]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[219]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[218]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[217]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[216]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[215]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[214]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[213]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[212]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[211]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[210]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[209]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[208]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[207]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[206]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[205]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[204]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[203]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[202]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[201]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[200]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[199]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[198]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[197]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[196]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[195]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[194]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[193]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[192]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[191]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[190]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[189]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[188]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[187]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[186]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[185]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[184]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[183]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[182]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[181]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[180]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[179]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[178]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[177]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[176]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[175]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[174]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[173]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[172]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[171]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[170]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[169]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[168]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[167]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[166]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[165]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[164]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[163]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[162]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[161]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[160]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[159]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[158]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[157]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[156]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[155]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[154]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[153]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[152]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[151]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[150]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[149]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[148]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[147]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[146]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[145]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[144]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[143]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[142]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[141]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[140]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[139]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[138]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[137]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[136]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[135]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[134]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[133]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[132]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[131]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[130]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[129]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[128]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[127]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[126]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[125]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[124]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[123]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[122]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[121]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[120]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[119]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[118]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[117]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[116]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[115]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[114]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[113]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[112]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[111]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[110]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[109]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[108]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[107]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[106]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[105]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[104]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[103]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[102]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[101]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[100]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[99]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[98]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[97]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[96]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[95]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[94]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[93]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[92]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[91]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[90]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[89]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[88]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[87]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[86]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[85]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[84]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[83]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[82]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[81]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[80]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[79]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[78]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[77]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[76]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[75]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[74]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[73]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[72]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[71]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[70]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[69]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[68]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[67]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[66]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[65]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[64]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[63]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[62]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[61]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[60]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[59]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[58]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[57]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[56]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[55]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[54]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[53]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[52]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[51]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[50]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[49]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[48]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[47]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[46]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[45]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[44]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[43]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[42]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[41]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[40]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[39]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[38]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[37]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[36]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[35]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[34]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[33]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[32]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[31]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[30]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[29]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[28]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[27]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[26]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[25]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[24]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[23]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[22]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[21]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[20]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[19]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[18]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[17]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[16]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[15]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[14]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[13]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[12]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[11]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[10]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[9]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[8]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[7]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[6]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[5]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[4]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[3]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[2]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[1]}] +set_output_delay -clock vclk 0 [get_ports {axi_req_o[0]}] diff --git a/flow/designs/nangate45/ariane136/rules-base.json b/flow/designs/nangate45/ariane136/rules-base.json index 63c71db747..bfcc70171f 100644 --- a/flow/designs/nangate45/ariane136/rules-base.json +++ b/flow/designs/nangate45/ariane136/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/black_parrot/constraint.sdc b/flow/designs/nangate45/black_parrot/constraint.sdc index a5514ffe49..7dc4f49461 100644 --- a/flow/designs/nangate45/black_parrot/constraint.sdc +++ b/flow/designs/nangate45/black_parrot/constraint.sdc @@ -8,2398 +8,2402 @@ set min_arrival [expr $clk_period * $clk_io_pct] set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] -set_input_delay -clock CLK -max 3.42 [get_ports reset_i] -set_input_delay -clock CLK -min $min_arrival [get_ports reset_i] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_cmd_yumi_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_yumi_i[0]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_yumi_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_yumi_i[0]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[54]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[54]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[53]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[53]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[52]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[52]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[51]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[51]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[50]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[50]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[49]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[49]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[48]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[48]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[47]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[47]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[46]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[46]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[45]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[45]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[44]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[44]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[43]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[43]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[42]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[42]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[41]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[41]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[40]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[40]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[39]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[39]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[38]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[38]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[37]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[37]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[36]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[36]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[35]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[35]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[34]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[34]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[33]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[33]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[32]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[32]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[31]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[31]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[30]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[30]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[29]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[29]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[28]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[28]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[27]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[27]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[26]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[26]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[25]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[25]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[24]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[24]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[23]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[23]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[22]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[22]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[21]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[21]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[20]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[20]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[19]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[19]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[18]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[18]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[17]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[17]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[16]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[16]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[15]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[15]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[14]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[14]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[13]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[13]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[12]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[12]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[11]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[11]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[10]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[10]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[9]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[9]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[8]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[8]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[7]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[7]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[6]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[6]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[5]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[5]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[4]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[4]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[3]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[3]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[2]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[2]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[1]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[1]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_i[0]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_resp_v_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_resp_v_i[0]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[538]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[538]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[537]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[537]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[536]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[536]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[535]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[535]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[534]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[534]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[533]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[533]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[532]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[532]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[531]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[531]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[530]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[530]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[529]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[529]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[528]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[528]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[527]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[527]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[526]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[526]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[525]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[525]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[524]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[524]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[523]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[523]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[522]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[522]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[521]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[521]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[520]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[520]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[519]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[519]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[518]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[518]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[517]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[517]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[516]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[516]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[515]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[515]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[514]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[514]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[513]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[513]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[512]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[512]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[511]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[511]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[510]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[510]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[509]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[509]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[508]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[508]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[507]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[507]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[506]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[506]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[505]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[505]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[504]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[504]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[503]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[503]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[502]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[502]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[501]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[501]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[500]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[500]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[499]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[499]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[498]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[498]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[497]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[497]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[496]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[496]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[495]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[495]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[494]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[494]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[493]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[493]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[492]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[492]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[491]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[491]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[490]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[490]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[489]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[489]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[488]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[488]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[487]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[487]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[486]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[486]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[485]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[485]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[484]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[484]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[483]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[483]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[482]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[482]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[481]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[481]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[480]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[480]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[479]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[479]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[478]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[478]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[477]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[477]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[476]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[476]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[475]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[475]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[474]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[474]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[473]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[473]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[472]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[472]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[471]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[471]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[470]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[470]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[469]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[469]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[468]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[468]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[467]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[467]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[466]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[466]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[465]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[465]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[464]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[464]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[463]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[463]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[462]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[462]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[461]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[461]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[460]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[460]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[459]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[459]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[458]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[458]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[457]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[457]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[456]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[456]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[455]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[455]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[454]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[454]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[453]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[453]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[452]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[452]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[451]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[451]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[450]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[450]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[449]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[449]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[448]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[448]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[447]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[447]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[446]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[446]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[445]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[445]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[444]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[444]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[443]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[443]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[442]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[442]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[441]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[441]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[440]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[440]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[439]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[439]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[438]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[438]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[437]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[437]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[436]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[436]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[435]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[435]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[434]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[434]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[433]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[433]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[432]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[432]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[431]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[431]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[430]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[430]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[429]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[429]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[428]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[428]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[427]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[427]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[426]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[426]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[425]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[425]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[424]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[424]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[423]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[423]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[422]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[422]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[421]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[421]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[420]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[420]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[419]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[419]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[418]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[418]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[417]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[417]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[416]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[416]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[415]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[415]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[414]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[414]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[413]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[413]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[412]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[412]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[411]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[411]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[410]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[410]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[409]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[409]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[408]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[408]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[407]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[407]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[406]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[406]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[405]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[405]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[404]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[404]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[403]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[403]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[402]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[402]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[401]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[401]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[400]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[400]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[399]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[399]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[398]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[398]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[397]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[397]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[396]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[396]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[395]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[395]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[394]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[394]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[393]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[393]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[392]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[392]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[391]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[391]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[390]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[390]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[389]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[389]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[388]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[388]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[387]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[387]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[386]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[386]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[385]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[385]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[384]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[384]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[383]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[383]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[382]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[382]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[381]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[381]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[380]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[380]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[379]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[379]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[378]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[378]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[377]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[377]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[376]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[376]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[375]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[375]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[374]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[374]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[373]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[373]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[372]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[372]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[371]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[371]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[370]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[370]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[369]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[369]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[368]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[368]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[367]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[367]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[366]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[366]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[365]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[365]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[364]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[364]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[363]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[363]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[362]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[362]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[361]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[361]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[360]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[360]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[359]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[359]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[358]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[358]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[357]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[357]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[356]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[356]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[355]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[355]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[354]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[354]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[353]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[353]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[352]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[352]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[351]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[351]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[350]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[350]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[349]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[349]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[348]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[348]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[347]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[347]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[346]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[346]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[345]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[345]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[344]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[344]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[343]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[343]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[342]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[342]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[341]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[341]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[340]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[340]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[339]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[339]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[338]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[338]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[337]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[337]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[336]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[336]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[335]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[335]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[334]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[334]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[333]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[333]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[332]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[332]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[331]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[331]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[330]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[330]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[329]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[329]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[328]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[328]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[327]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[327]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[326]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[326]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[325]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[325]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[324]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[324]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[323]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[323]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[322]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[322]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[321]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[321]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[320]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[320]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[319]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[319]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[318]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[318]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[317]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[317]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[316]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[316]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[315]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[315]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[314]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[314]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[313]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[313]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[312]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[312]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[311]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[311]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[310]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[310]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[309]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[309]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[308]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[308]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[307]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[307]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[306]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[306]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[305]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[305]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[304]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[304]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[303]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[303]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[302]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[302]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[301]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[301]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[300]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[300]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[299]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[299]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[298]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[298]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[297]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[297]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[296]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[296]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[295]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[295]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[294]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[294]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[293]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[293]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[292]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[292]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[291]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[291]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[290]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[290]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[289]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[289]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[288]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[288]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[287]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[287]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[286]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[286]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[285]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[285]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[284]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[284]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[283]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[283]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[282]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[282]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[281]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[281]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[280]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[280]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[279]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[279]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[278]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[278]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[277]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[277]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[276]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[276]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[275]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[275]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[274]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[274]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[273]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[273]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[272]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[272]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[271]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[271]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[270]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[270]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[269]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[269]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[268]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[268]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[267]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[267]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[266]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[266]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[265]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[265]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[264]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[264]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[263]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[263]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[262]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[262]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[261]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[261]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[260]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[260]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[259]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[259]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[258]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[258]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[257]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[257]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[256]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[256]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[255]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[255]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[254]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[254]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[253]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[253]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[252]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[252]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[251]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[251]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[250]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[250]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[249]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[249]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[248]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[248]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[247]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[247]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[246]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[246]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[245]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[245]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[244]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[244]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[243]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[243]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[242]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[242]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[241]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[241]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[240]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[240]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[239]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[239]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[238]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[238]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[237]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[237]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[236]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[236]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[235]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[235]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[234]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[234]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[233]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[233]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[232]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[232]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[231]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[231]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[230]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[230]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[229]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[229]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[228]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[228]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[227]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[227]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[226]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[226]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[225]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[225]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[224]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[224]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[223]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[223]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[222]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[222]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[221]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[221]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[220]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[220]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[219]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[219]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[218]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[218]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[217]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[217]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[216]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[216]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[215]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[215]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[214]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[214]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[213]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[213]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[212]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[212]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[211]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[211]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[210]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[210]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[209]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[209]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[208]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[208]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[207]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[207]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[206]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[206]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[205]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[205]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[204]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[204]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[203]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[203]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[202]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[202]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[201]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[201]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[200]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[200]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[199]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[199]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[198]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[198]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[197]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[197]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[196]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[196]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[195]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[195]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[194]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[194]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[193]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[193]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[192]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[192]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[191]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[191]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[190]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[190]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[189]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[189]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[188]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[188]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[187]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[187]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[186]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[186]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[185]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[185]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[184]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[184]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[183]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[183]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[182]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[182]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[181]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[181]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[180]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[180]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[179]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[179]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[178]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[178]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[177]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[177]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[176]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[176]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[175]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[175]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[174]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[174]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[173]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[173]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[172]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[172]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[171]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[171]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[170]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[170]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[169]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[169]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[168]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[168]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[167]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[167]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[166]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[166]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[165]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[165]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[164]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[164]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[163]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[163]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[162]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[162]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[161]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[161]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[160]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[160]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[159]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[159]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[158]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[158]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[157]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[157]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[156]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[156]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[155]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[155]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[154]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[154]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[153]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[153]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[152]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[152]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[151]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[151]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[150]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[150]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[149]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[149]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[148]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[148]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[147]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[147]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[146]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[146]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[145]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[145]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[144]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[144]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[143]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[143]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[142]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[142]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[141]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[141]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[140]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[140]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[139]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[139]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[138]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[138]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[137]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[137]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[136]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[136]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[135]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[135]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[134]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[134]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[133]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[133]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[132]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[132]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[131]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[131]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[130]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[130]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[129]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[129]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[128]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[128]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[127]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[127]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[126]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[126]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[125]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[125]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[124]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[124]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[123]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[123]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[122]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[122]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[121]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[121]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[120]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[120]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[119]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[119]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[118]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[118]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[117]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[117]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[116]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[116]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[115]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[115]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[114]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[114]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[113]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[113]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[112]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[112]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[111]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[111]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[110]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[110]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[109]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[109]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[108]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[108]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[107]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[107]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[106]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[106]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[105]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[105]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[104]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[104]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[103]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[103]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[102]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[102]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[101]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[101]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[100]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[100]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[99]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[99]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[98]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[98]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[97]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[97]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[96]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[96]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[95]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[95]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[94]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[94]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[93]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[93]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[92]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[92]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[91]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[91]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[90]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[90]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[89]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[89]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[88]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[88]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[87]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[87]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[86]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[86]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[85]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[85]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[84]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[84]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[83]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[83]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[82]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[82]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[81]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[81]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[80]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[80]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[79]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[79]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[78]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[78]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[77]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[77]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[76]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[76]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[75]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[75]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[74]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[74]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[73]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[73]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[72]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[72]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[71]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[71]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[70]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[70]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[69]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[69]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[68]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[68]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[67]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[67]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[66]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[66]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[65]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[65]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[64]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[64]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[63]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[63]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[62]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[62]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[61]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[61]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[60]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[60]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[59]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[59]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[58]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[58]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[57]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[57]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[56]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[56]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[55]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[55]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[54]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[54]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[53]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[53]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[52]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[52]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[51]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[51]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[50]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[50]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[49]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[49]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[48]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[48]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[47]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[47]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[46]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[46]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[45]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[45]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[44]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[44]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[43]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[43]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[42]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[42]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[41]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[41]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[40]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[40]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[39]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[39]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[38]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[38]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[37]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[37]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[36]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[36]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[35]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[35]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[34]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[34]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[33]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[33]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[32]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[32]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[31]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[31]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[30]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[30]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[29]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[29]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[28]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[28]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[27]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[27]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[26]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[26]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[25]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[25]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[24]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[24]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[23]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[23]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[22]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[22]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[21]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[21]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[20]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[20]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[19]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[19]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[18]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[18]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[17]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[17]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[16]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[16]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[15]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[15]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[14]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[14]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[13]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[13]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[12]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[12]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[11]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[11]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[10]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[10]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[9]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[9]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[8]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[8]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[7]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[7]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[6]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[6]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[5]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[5]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[4]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[4]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[3]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[3]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[2]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[2]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[1]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[1]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_i[0]}] -set_input_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_v_i[0]}] -set_input_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_v_i[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[26]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[26]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[25]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[25]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[24]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[24]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[23]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[23]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[22]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[22]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[21]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[21]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[20]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[20]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[19]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[19]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[18]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[18]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[17]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[17]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[16]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[16]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[15]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[15]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[14]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[14]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[13]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[13]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[12]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[12]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[11]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[11]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[10]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[10]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[9]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[9]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[8]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[8]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[7]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[7]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[6]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[6]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[5]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[5]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[4]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[4]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[3]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[3]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[2]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[2]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[1]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[1]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_o[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_cmd_v_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_cmd_v_o[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[566]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[566]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[565]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[565]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[564]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[564]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[563]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[563]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[562]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[562]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[561]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[561]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[560]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[560]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[559]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[559]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[558]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[558]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[557]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[557]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[556]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[556]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[555]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[555]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[554]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[554]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[553]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[553]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[552]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[552]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[551]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[551]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[550]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[550]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[549]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[549]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[548]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[548]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[547]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[547]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[546]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[546]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[545]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[545]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[544]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[544]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[543]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[543]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[542]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[542]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[541]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[541]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[540]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[540]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[539]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[539]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[538]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[538]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[537]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[537]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[536]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[536]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[535]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[535]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[534]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[534]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[533]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[533]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[532]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[532]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[531]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[531]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[530]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[530]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[529]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[529]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[528]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[528]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[527]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[527]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[526]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[526]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[525]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[525]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[524]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[524]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[523]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[523]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[522]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[522]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[521]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[521]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[520]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[520]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[519]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[519]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[518]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[518]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[517]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[517]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[516]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[516]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[515]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[515]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[514]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[514]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[513]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[513]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[512]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[512]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[511]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[511]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[510]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[510]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[509]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[509]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[508]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[508]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[507]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[507]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[506]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[506]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[505]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[505]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[504]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[504]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[503]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[503]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[502]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[502]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[501]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[501]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[500]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[500]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[499]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[499]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[498]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[498]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[497]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[497]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[496]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[496]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[495]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[495]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[494]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[494]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[493]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[493]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[492]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[492]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[491]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[491]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[490]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[490]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[489]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[489]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[488]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[488]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[487]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[487]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[486]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[486]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[485]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[485]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[484]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[484]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[483]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[483]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[482]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[482]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[481]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[481]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[480]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[480]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[479]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[479]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[478]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[478]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[477]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[477]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[476]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[476]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[475]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[475]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[474]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[474]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[473]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[473]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[472]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[472]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[471]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[471]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[470]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[470]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[469]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[469]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[468]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[468]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[467]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[467]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[466]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[466]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[465]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[465]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[464]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[464]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[463]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[463]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[462]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[462]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[461]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[461]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[460]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[460]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[459]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[459]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[458]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[458]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[457]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[457]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[456]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[456]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[455]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[455]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[454]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[454]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[453]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[453]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[452]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[452]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[451]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[451]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[450]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[450]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[449]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[449]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[448]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[448]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[447]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[447]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[446]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[446]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[445]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[445]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[444]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[444]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[443]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[443]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[442]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[442]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[441]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[441]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[440]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[440]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[439]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[439]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[438]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[438]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[437]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[437]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[436]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[436]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[435]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[435]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[434]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[434]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[433]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[433]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[432]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[432]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[431]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[431]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[430]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[430]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[429]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[429]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[428]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[428]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[427]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[427]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[426]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[426]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[425]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[425]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[424]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[424]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[423]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[423]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[422]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[422]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[421]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[421]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[420]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[420]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[419]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[419]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[418]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[418]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[417]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[417]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[416]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[416]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[415]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[415]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[414]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[414]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[413]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[413]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[412]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[412]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[411]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[411]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[410]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[410]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[409]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[409]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[408]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[408]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[407]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[407]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[406]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[406]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[405]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[405]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[404]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[404]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[403]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[403]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[402]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[402]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[401]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[401]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[400]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[400]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[399]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[399]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[398]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[398]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[397]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[397]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[396]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[396]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[395]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[395]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[394]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[394]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[393]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[393]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[392]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[392]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[391]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[391]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[390]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[390]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[389]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[389]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[388]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[388]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[387]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[387]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[386]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[386]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[385]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[385]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[384]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[384]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[383]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[383]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[382]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[382]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[381]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[381]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[380]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[380]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[379]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[379]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[378]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[378]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[377]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[377]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[376]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[376]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[375]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[375]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[374]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[374]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[373]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[373]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[372]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[372]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[371]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[371]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[370]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[370]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[369]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[369]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[368]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[368]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[367]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[367]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[366]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[366]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[365]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[365]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[364]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[364]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[363]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[363]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[362]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[362]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[361]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[361]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[360]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[360]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[359]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[359]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[358]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[358]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[357]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[357]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[356]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[356]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[355]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[355]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[354]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[354]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[353]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[353]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[352]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[352]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[351]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[351]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[350]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[350]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[349]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[349]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[348]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[348]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[347]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[347]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[346]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[346]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[345]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[345]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[344]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[344]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[343]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[343]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[342]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[342]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[341]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[341]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[340]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[340]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[339]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[339]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[338]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[338]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[337]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[337]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[336]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[336]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[335]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[335]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[334]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[334]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[333]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[333]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[332]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[332]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[331]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[331]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[330]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[330]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[329]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[329]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[328]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[328]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[327]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[327]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[326]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[326]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[325]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[325]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[324]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[324]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[323]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[323]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[322]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[322]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[321]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[321]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[320]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[320]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[319]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[319]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[318]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[318]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[317]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[317]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[316]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[316]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[315]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[315]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[314]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[314]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[313]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[313]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[312]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[312]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[311]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[311]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[310]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[310]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[309]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[309]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[308]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[308]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[307]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[307]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[306]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[306]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[305]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[305]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[304]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[304]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[303]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[303]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[302]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[302]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[301]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[301]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[300]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[300]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[299]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[299]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[298]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[298]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[297]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[297]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[296]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[296]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[295]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[295]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[294]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[294]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[293]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[293]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[292]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[292]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[291]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[291]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[290]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[290]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[289]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[289]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[288]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[288]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[287]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[287]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[286]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[286]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[285]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[285]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[284]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[284]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[283]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[283]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[282]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[282]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[281]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[281]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[280]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[280]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[279]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[279]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[278]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[278]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[277]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[277]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[276]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[276]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[275]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[275]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[274]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[274]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[273]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[273]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[272]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[272]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[271]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[271]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[270]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[270]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[269]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[269]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[268]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[268]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[267]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[267]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[266]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[266]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[265]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[265]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[264]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[264]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[263]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[263]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[262]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[262]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[261]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[261]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[260]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[260]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[259]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[259]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[258]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[258]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[257]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[257]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[256]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[256]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[255]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[255]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[254]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[254]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[253]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[253]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[252]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[252]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[251]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[251]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[250]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[250]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[249]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[249]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[248]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[248]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[247]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[247]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[246]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[246]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[245]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[245]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[244]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[244]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[243]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[243]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[242]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[242]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[241]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[241]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[240]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[240]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[239]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[239]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[238]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[238]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[237]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[237]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[236]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[236]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[235]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[235]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[234]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[234]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[233]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[233]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[232]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[232]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[231]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[231]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[230]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[230]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[229]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[229]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[228]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[228]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[227]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[227]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[226]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[226]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[225]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[225]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[224]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[224]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[223]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[223]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[222]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[222]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[221]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[221]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[220]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[220]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[219]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[219]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[218]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[218]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[217]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[217]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[216]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[216]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[215]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[215]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[214]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[214]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[213]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[213]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[212]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[212]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[211]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[211]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[210]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[210]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[209]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[209]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[208]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[208]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[207]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[207]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[206]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[206]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[205]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[205]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[204]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[204]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[203]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[203]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[202]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[202]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[201]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[201]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[200]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[200]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[199]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[199]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[198]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[198]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[197]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[197]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[196]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[196]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[195]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[195]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[194]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[194]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[193]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[193]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[192]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[192]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[191]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[191]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[190]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[190]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[189]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[189]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[188]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[188]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[187]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[187]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[186]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[186]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[185]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[185]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[184]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[184]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[183]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[183]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[182]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[182]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[181]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[181]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[180]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[180]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[179]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[179]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[178]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[178]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[177]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[177]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[176]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[176]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[175]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[175]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[174]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[174]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[173]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[173]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[172]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[172]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[171]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[171]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[170]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[170]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[169]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[169]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[168]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[168]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[167]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[167]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[166]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[166]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[165]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[165]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[164]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[164]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[163]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[163]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[162]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[162]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[161]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[161]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[160]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[160]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[159]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[159]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[158]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[158]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[157]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[157]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[156]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[156]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[155]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[155]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[154]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[154]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[153]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[153]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[152]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[152]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[151]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[151]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[150]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[150]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[149]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[149]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[148]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[148]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[147]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[147]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[146]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[146]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[145]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[145]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[144]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[144]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[143]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[143]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[142]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[142]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[141]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[141]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[140]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[140]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[139]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[139]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[138]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[138]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[137]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[137]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[136]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[136]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[135]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[135]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[134]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[134]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[133]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[133]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[132]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[132]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[131]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[131]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[130]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[130]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[129]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[129]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[128]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[128]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[127]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[127]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[126]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[126]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[125]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[125]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[124]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[124]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[123]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[123]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[122]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[122]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[121]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[121]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[120]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[120]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[119]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[119]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[118]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[118]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[117]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[117]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[116]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[116]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[115]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[115]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[114]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[114]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[113]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[113]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[112]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[112]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[111]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[111]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[110]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[110]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[109]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[109]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[108]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[108]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[107]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[107]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[106]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[106]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[105]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[105]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[104]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[104]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[103]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[103]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[102]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[102]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[101]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[101]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[100]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[100]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[99]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[99]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[98]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[98]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[97]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[97]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[96]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[96]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[95]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[95]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[94]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[94]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[93]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[93]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[92]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[92]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[91]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[91]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[90]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[90]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[89]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[89]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[88]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[88]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[87]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[87]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[86]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[86]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[85]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[85]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[84]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[84]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[83]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[83]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[82]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[82]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[81]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[81]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[80]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[80]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[79]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[79]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[78]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[78]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[77]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[77]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[76]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[76]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[75]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[75]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[74]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[74]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[73]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[73]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[72]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[72]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[71]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[71]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[70]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[70]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[69]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[69]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[68]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[68]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[67]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[67]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[66]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[66]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[65]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[65]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[64]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[64]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[63]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[63]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[62]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[62]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[61]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[61]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[60]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[60]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[59]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[59]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[58]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[58]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[57]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[57]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[56]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[56]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[55]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[55]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[54]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[54]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[53]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[53]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[52]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[52]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[51]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[51]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[50]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[50]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[49]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[49]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[48]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[48]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[47]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[47]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[46]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[46]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[45]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[45]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[44]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[44]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[43]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[43]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[42]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[42]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[41]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[41]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[40]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[40]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[39]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[39]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[38]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[38]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[37]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[37]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[36]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[36]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[35]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[35]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[34]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[34]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[33]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[33]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[32]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[32]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[31]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[31]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[30]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[30]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[29]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[29]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[28]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[28]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[27]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[27]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[26]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[26]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[25]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[25]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[24]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[24]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[23]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[23]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[22]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[22]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[21]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[21]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[20]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[20]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[19]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[19]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[18]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[18]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[17]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[17]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[16]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[16]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[15]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[15]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[14]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[14]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[13]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[13]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[12]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[12]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[11]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[11]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[10]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[10]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[9]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[9]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[8]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[8]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[7]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[7]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[6]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[6]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[5]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[5]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[4]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[4]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[3]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[3]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[2]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[2]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[1]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[1]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_o[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_cmd_v_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_cmd_v_o[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_resp_ready_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_resp_ready_o[0]}] -set_output_delay -clock CLK -max 3.42 [get_ports {mem_data_resp_ready_o[0]}] -set_output_delay -clock CLK -min $min_arrival [get_ports {mem_data_resp_ready_o[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports reset_i] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports reset_i] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_yumi_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_yumi_i[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_yumi_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_yumi_i[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[54]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[54]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[53]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[53]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[52]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[52]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[51]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[51]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[50]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[50]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[49]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[49]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[48]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[48]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[47]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[47]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[46]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[46]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[45]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[45]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[44]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[44]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[43]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[43]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[42]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[42]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[41]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[41]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[40]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[40]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[39]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[39]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[38]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[38]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[37]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[37]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[36]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[36]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[35]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[35]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[34]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[34]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[33]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[33]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[32]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[32]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[31]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[31]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[30]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[30]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[29]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[29]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[28]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[28]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[27]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[27]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[26]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[26]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[25]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[25]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[24]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[24]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[23]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[23]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[22]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[22]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[21]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[21]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[20]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[20]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[19]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[19]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[18]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[18]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[17]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[17]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[16]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[16]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[15]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[15]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[14]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[14]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[13]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[13]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[12]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[12]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[11]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[11]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[10]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[10]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[9]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[9]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[8]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[8]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[7]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[7]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[6]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[6]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[5]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[5]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[4]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[4]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[3]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[3]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[2]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[2]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[1]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[1]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_i[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_v_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_v_i[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[538]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[538]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[537]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[537]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[536]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[536]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[535]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[535]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[534]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[534]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[533]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[533]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[532]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[532]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[531]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[531]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[530]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[530]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[529]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[529]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[528]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[528]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[527]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[527]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[526]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[526]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[525]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[525]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[524]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[524]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[523]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[523]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[522]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[522]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[521]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[521]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[520]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[520]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[519]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[519]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[518]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[518]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[517]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[517]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[516]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[516]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[515]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[515]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[514]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[514]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[513]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[513]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[512]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[512]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[511]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[511]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[510]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[510]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[509]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[509]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[508]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[508]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[507]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[507]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[506]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[506]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[505]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[505]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[504]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[504]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[503]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[503]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[502]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[502]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[501]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[501]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[500]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[500]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[499]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[499]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[498]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[498]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[497]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[497]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[496]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[496]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[495]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[495]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[494]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[494]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[493]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[493]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[492]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[492]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[491]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[491]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[490]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[490]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[489]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[489]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[488]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[488]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[487]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[487]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[486]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[486]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[485]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[485]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[484]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[484]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[483]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[483]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[482]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[482]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[481]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[481]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[480]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[480]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[479]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[479]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[478]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[478]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[477]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[477]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[476]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[476]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[475]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[475]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[474]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[474]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[473]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[473]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[472]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[472]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[471]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[471]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[470]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[470]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[469]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[469]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[468]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[468]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[467]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[467]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[466]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[466]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[465]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[465]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[464]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[464]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[463]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[463]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[462]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[462]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[461]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[461]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[460]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[460]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[459]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[459]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[458]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[458]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[457]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[457]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[456]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[456]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[455]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[455]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[454]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[454]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[453]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[453]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[452]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[452]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[451]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[451]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[450]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[450]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[449]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[449]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[448]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[448]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[447]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[447]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[446]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[446]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[445]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[445]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[444]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[444]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[443]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[443]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[442]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[442]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[441]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[441]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[440]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[440]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[439]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[439]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[438]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[438]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[437]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[437]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[436]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[436]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[435]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[435]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[434]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[434]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[433]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[433]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[432]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[432]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[431]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[431]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[430]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[430]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[429]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[429]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[428]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[428]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[427]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[427]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[426]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[426]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[425]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[425]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[424]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[424]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[423]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[423]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[422]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[422]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[421]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[421]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[420]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[420]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[419]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[419]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[418]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[418]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[417]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[417]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[416]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[416]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[415]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[415]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[414]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[414]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[413]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[413]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[412]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[412]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[411]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[411]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[410]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[410]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[409]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[409]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[408]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[408]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[407]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[407]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[406]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[406]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[405]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[405]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[404]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[404]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[403]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[403]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[402]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[402]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[401]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[401]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[400]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[400]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[399]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[399]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[398]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[398]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[397]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[397]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[396]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[396]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[395]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[395]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[394]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[394]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[393]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[393]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[392]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[392]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[391]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[391]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[390]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[390]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[389]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[389]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[388]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[388]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[387]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[387]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[386]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[386]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[385]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[385]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[384]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[384]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[383]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[383]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[382]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[382]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[381]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[381]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[380]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[380]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[379]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[379]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[378]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[378]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[377]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[377]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[376]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[376]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[375]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[375]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[374]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[374]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[373]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[373]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[372]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[372]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[371]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[371]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[370]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[370]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[369]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[369]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[368]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[368]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[367]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[367]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[366]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[366]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[365]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[365]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[364]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[364]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[363]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[363]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[362]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[362]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[361]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[361]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[360]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[360]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[359]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[359]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[358]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[358]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[357]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[357]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[356]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[356]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[355]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[355]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[354]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[354]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[353]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[353]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[352]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[352]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[351]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[351]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[350]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[350]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[349]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[349]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[348]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[348]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[347]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[347]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[346]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[346]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[345]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[345]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[344]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[344]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[343]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[343]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[342]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[342]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[341]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[341]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[340]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[340]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[339]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[339]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[338]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[338]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[337]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[337]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[336]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[336]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[335]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[335]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[334]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[334]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[333]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[333]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[332]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[332]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[331]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[331]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[330]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[330]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[329]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[329]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[328]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[328]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[327]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[327]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[326]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[326]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[325]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[325]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[324]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[324]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[323]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[323]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[322]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[322]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[321]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[321]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[320]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[320]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[319]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[319]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[318]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[318]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[317]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[317]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[316]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[316]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[315]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[315]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[314]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[314]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[313]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[313]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[312]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[312]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[311]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[311]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[310]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[310]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[309]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[309]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[308]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[308]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[307]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[307]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[306]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[306]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[305]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[305]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[304]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[304]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[303]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[303]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[302]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[302]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[301]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[301]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[300]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[300]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[299]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[299]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[298]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[298]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[297]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[297]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[296]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[296]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[295]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[295]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[294]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[294]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[293]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[293]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[292]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[292]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[291]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[291]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[290]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[290]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[289]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[289]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[288]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[288]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[287]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[287]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[286]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[286]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[285]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[285]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[284]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[284]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[283]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[283]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[282]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[282]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[281]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[281]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[280]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[280]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[279]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[279]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[278]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[278]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[277]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[277]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[276]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[276]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[275]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[275]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[274]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[274]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[273]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[273]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[272]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[272]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[271]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[271]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[270]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[270]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[269]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[269]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[268]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[268]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[267]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[267]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[266]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[266]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[265]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[265]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[264]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[264]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[263]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[263]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[262]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[262]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[261]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[261]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[260]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[260]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[259]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[259]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[258]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[258]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[257]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[257]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[256]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[256]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[255]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[255]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[254]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[254]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[253]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[253]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[252]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[252]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[251]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[251]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[250]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[250]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[249]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[249]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[248]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[248]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[247]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[247]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[246]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[246]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[245]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[245]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[244]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[244]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[243]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[243]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[242]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[242]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[241]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[241]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[240]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[240]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[239]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[239]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[238]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[238]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[237]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[237]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[236]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[236]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[235]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[235]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[234]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[234]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[233]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[233]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[232]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[232]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[231]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[231]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[230]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[230]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[229]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[229]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[228]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[228]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[227]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[227]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[226]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[226]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[225]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[225]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[224]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[224]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[223]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[223]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[222]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[222]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[221]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[221]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[220]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[220]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[219]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[219]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[218]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[218]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[217]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[217]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[216]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[216]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[215]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[215]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[214]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[214]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[213]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[213]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[212]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[212]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[211]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[211]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[210]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[210]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[209]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[209]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[208]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[208]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[207]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[207]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[206]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[206]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[205]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[205]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[204]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[204]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[203]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[203]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[202]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[202]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[201]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[201]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[200]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[200]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[199]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[199]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[198]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[198]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[197]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[197]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[196]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[196]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[195]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[195]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[194]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[194]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[193]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[193]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[192]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[192]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[191]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[191]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[190]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[190]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[189]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[189]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[188]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[188]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[187]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[187]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[186]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[186]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[185]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[185]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[184]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[184]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[183]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[183]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[182]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[182]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[181]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[181]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[180]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[180]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[179]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[179]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[178]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[178]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[177]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[177]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[176]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[176]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[175]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[175]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[174]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[174]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[173]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[173]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[172]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[172]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[171]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[171]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[170]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[170]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[169]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[169]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[168]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[168]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[167]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[167]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[166]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[166]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[165]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[165]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[164]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[164]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[163]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[163]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[162]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[162]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[161]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[161]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[160]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[160]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[159]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[159]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[158]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[158]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[157]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[157]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[156]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[156]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[155]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[155]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[154]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[154]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[153]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[153]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[152]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[152]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[151]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[151]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[150]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[150]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[149]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[149]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[148]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[148]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[147]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[147]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[146]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[146]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[145]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[145]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[144]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[144]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[143]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[143]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[142]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[142]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[141]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[141]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[140]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[140]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[139]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[139]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[138]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[138]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[137]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[137]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[136]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[136]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[135]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[135]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[134]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[134]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[133]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[133]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[132]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[132]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[131]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[131]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[130]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[130]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[129]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[129]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[128]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[128]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[127]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[127]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[126]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[126]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[125]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[125]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[124]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[124]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[123]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[123]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[122]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[122]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[121]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[121]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[120]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[120]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[119]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[119]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[118]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[118]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[117]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[117]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[116]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[116]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[115]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[115]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[114]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[114]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[113]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[113]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[112]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[112]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[111]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[111]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[110]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[110]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[109]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[109]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[108]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[108]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[107]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[107]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[106]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[106]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[105]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[105]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[104]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[104]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[103]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[103]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[102]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[102]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[101]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[101]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[100]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[100]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[99]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[99]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[98]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[98]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[97]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[97]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[96]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[96]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[95]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[95]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[94]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[94]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[93]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[93]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[92]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[92]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[91]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[91]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[90]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[90]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[89]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[89]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[88]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[88]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[87]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[87]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[86]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[86]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[85]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[85]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[84]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[84]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[83]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[83]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[82]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[82]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[81]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[81]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[80]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[80]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[79]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[79]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[78]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[78]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[77]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[77]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[76]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[76]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[75]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[75]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[74]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[74]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[73]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[73]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[72]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[72]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[71]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[71]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[70]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[70]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[69]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[69]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[68]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[68]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[67]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[67]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[66]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[66]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[65]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[65]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[64]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[64]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[63]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[63]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[62]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[62]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[61]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[61]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[60]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[60]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[59]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[59]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[58]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[58]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[57]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[57]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[56]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[56]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[55]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[55]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[54]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[54]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[53]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[53]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[52]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[52]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[51]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[51]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[50]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[50]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[49]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[49]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[48]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[48]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[47]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[47]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[46]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[46]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[45]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[45]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[44]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[44]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[43]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[43]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[42]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[42]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[41]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[41]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[40]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[40]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[39]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[39]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[38]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[38]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[37]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[37]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[36]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[36]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[35]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[35]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[34]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[34]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[33]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[33]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[32]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[32]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[31]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[31]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[30]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[30]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[29]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[29]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[28]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[28]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[27]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[27]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[26]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[26]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[25]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[25]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[24]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[24]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[23]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[23]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[22]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[22]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[21]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[21]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[20]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[20]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[19]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[19]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[18]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[18]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[17]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[17]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[16]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[16]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[15]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[15]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[14]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[14]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[13]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[13]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[12]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[12]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[11]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[11]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[10]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[10]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[9]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[9]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[8]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[8]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[7]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[7]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[6]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[6]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[5]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[5]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[4]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[4]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[3]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[3]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[2]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[2]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[1]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[1]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_i[0]}] +set_input_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_v_i[0]}] +set_input_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_v_i[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[26]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[26]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[25]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[25]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[24]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[24]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[23]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[23]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[22]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[22]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[21]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[21]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[20]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[20]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[19]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[19]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[18]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[18]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[17]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[17]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[16]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[16]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[15]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[15]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[14]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[14]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[13]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[13]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[12]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[12]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[11]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[11]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[10]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[10]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[9]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[9]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[8]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[8]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[7]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[7]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[6]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[6]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[5]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[5]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[4]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[4]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[3]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[3]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[2]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[2]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[1]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[1]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_o[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_cmd_v_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_cmd_v_o[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[566]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[566]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[565]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[565]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[564]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[564]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[563]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[563]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[562]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[562]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[561]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[561]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[560]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[560]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[559]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[559]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[558]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[558]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[557]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[557]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[556]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[556]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[555]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[555]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[554]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[554]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[553]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[553]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[552]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[552]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[551]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[551]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[550]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[550]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[549]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[549]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[548]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[548]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[547]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[547]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[546]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[546]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[545]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[545]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[544]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[544]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[543]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[543]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[542]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[542]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[541]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[541]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[540]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[540]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[539]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[539]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[538]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[538]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[537]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[537]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[536]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[536]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[535]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[535]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[534]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[534]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[533]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[533]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[532]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[532]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[531]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[531]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[530]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[530]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[529]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[529]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[528]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[528]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[527]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[527]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[526]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[526]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[525]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[525]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[524]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[524]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[523]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[523]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[522]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[522]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[521]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[521]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[520]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[520]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[519]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[519]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[518]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[518]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[517]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[517]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[516]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[516]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[515]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[515]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[514]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[514]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[513]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[513]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[512]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[512]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[511]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[511]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[510]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[510]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[509]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[509]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[508]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[508]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[507]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[507]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[506]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[506]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[505]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[505]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[504]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[504]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[503]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[503]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[502]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[502]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[501]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[501]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[500]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[500]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[499]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[499]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[498]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[498]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[497]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[497]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[496]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[496]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[495]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[495]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[494]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[494]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[493]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[493]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[492]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[492]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[491]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[491]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[490]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[490]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[489]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[489]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[488]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[488]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[487]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[487]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[486]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[486]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[485]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[485]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[484]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[484]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[483]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[483]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[482]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[482]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[481]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[481]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[480]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[480]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[479]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[479]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[478]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[478]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[477]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[477]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[476]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[476]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[475]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[475]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[474]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[474]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[473]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[473]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[472]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[472]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[471]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[471]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[470]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[470]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[469]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[469]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[468]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[468]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[467]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[467]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[466]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[466]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[465]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[465]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[464]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[464]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[463]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[463]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[462]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[462]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[461]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[461]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[460]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[460]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[459]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[459]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[458]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[458]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[457]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[457]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[456]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[456]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[455]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[455]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[454]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[454]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[453]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[453]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[452]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[452]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[451]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[451]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[450]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[450]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[449]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[449]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[448]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[448]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[447]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[447]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[446]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[446]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[445]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[445]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[444]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[444]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[443]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[443]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[442]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[442]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[441]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[441]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[440]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[440]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[439]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[439]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[438]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[438]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[437]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[437]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[436]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[436]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[435]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[435]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[434]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[434]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[433]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[433]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[432]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[432]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[431]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[431]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[430]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[430]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[429]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[429]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[428]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[428]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[427]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[427]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[426]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[426]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[425]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[425]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[424]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[424]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[423]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[423]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[422]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[422]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[421]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[421]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[420]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[420]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[419]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[419]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[418]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[418]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[417]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[417]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[416]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[416]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[415]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[415]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[414]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[414]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[413]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[413]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[412]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[412]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[411]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[411]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[410]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[410]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[409]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[409]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[408]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[408]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[407]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[407]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[406]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[406]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[405]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[405]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[404]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[404]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[403]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[403]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[402]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[402]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[401]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[401]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[400]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[400]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[399]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[399]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[398]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[398]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[397]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[397]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[396]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[396]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[395]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[395]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[394]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[394]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[393]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[393]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[392]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[392]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[391]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[391]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[390]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[390]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[389]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[389]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[388]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[388]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[387]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[387]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[386]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[386]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[385]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[385]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[384]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[384]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[383]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[383]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[382]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[382]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[381]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[381]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[380]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[380]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[379]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[379]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[378]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[378]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[377]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[377]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[376]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[376]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[375]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[375]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[374]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[374]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[373]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[373]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[372]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[372]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[371]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[371]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[370]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[370]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[369]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[369]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[368]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[368]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[367]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[367]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[366]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[366]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[365]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[365]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[364]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[364]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[363]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[363]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[362]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[362]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[361]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[361]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[360]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[360]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[359]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[359]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[358]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[358]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[357]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[357]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[356]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[356]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[355]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[355]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[354]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[354]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[353]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[353]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[352]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[352]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[351]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[351]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[350]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[350]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[349]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[349]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[348]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[348]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[347]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[347]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[346]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[346]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[345]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[345]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[344]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[344]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[343]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[343]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[342]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[342]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[341]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[341]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[340]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[340]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[339]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[339]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[338]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[338]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[337]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[337]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[336]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[336]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[335]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[335]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[334]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[334]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[333]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[333]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[332]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[332]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[331]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[331]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[330]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[330]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[329]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[329]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[328]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[328]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[327]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[327]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[326]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[326]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[325]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[325]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[324]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[324]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[323]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[323]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[322]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[322]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[321]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[321]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[320]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[320]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[319]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[319]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[318]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[318]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[317]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[317]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[316]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[316]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[315]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[315]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[314]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[314]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[313]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[313]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[312]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[312]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[311]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[311]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[310]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[310]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[309]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[309]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[308]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[308]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[307]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[307]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[306]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[306]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[305]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[305]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[304]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[304]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[303]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[303]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[302]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[302]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[301]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[301]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[300]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[300]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[299]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[299]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[298]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[298]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[297]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[297]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[296]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[296]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[295]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[295]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[294]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[294]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[293]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[293]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[292]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[292]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[291]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[291]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[290]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[290]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[289]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[289]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[288]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[288]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[287]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[287]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[286]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[286]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[285]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[285]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[284]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[284]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[283]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[283]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[282]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[282]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[281]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[281]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[280]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[280]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[279]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[279]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[278]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[278]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[277]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[277]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[276]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[276]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[275]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[275]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[274]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[274]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[273]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[273]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[272]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[272]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[271]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[271]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[270]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[270]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[269]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[269]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[268]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[268]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[267]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[267]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[266]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[266]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[265]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[265]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[264]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[264]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[263]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[263]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[262]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[262]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[261]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[261]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[260]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[260]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[259]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[259]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[258]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[258]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[257]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[257]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[256]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[256]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[255]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[255]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[254]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[254]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[253]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[253]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[252]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[252]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[251]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[251]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[250]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[250]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[249]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[249]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[248]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[248]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[247]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[247]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[246]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[246]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[245]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[245]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[244]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[244]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[243]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[243]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[242]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[242]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[241]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[241]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[240]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[240]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[239]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[239]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[238]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[238]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[237]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[237]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[236]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[236]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[235]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[235]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[234]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[234]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[233]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[233]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[232]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[232]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[231]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[231]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[230]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[230]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[229]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[229]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[228]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[228]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[227]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[227]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[226]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[226]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[225]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[225]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[224]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[224]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[223]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[223]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[222]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[222]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[221]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[221]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[220]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[220]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[219]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[219]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[218]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[218]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[217]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[217]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[216]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[216]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[215]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[215]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[214]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[214]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[213]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[213]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[212]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[212]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[211]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[211]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[210]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[210]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[209]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[209]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[208]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[208]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[207]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[207]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[206]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[206]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[205]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[205]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[204]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[204]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[203]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[203]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[202]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[202]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[201]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[201]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[200]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[200]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[199]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[199]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[198]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[198]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[197]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[197]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[196]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[196]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[195]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[195]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[194]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[194]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[193]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[193]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[192]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[192]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[191]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[191]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[190]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[190]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[189]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[189]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[188]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[188]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[187]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[187]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[186]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[186]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[185]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[185]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[184]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[184]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[183]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[183]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[182]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[182]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[181]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[181]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[180]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[180]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[179]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[179]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[178]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[178]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[177]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[177]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[176]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[176]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[175]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[175]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[174]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[174]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[173]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[173]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[172]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[172]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[171]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[171]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[170]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[170]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[169]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[169]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[168]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[168]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[167]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[167]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[166]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[166]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[165]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[165]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[164]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[164]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[163]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[163]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[162]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[162]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[161]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[161]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[160]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[160]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[159]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[159]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[158]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[158]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[157]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[157]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[156]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[156]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[155]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[155]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[154]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[154]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[153]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[153]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[152]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[152]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[151]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[151]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[150]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[150]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[149]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[149]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[148]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[148]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[147]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[147]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[146]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[146]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[145]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[145]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[144]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[144]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[143]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[143]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[142]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[142]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[141]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[141]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[140]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[140]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[139]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[139]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[138]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[138]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[137]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[137]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[136]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[136]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[135]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[135]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[134]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[134]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[133]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[133]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[132]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[132]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[131]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[131]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[130]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[130]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[129]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[129]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[128]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[128]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[127]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[127]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[126]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[126]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[125]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[125]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[124]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[124]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[123]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[123]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[122]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[122]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[121]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[121]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[120]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[120]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[119]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[119]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[118]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[118]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[117]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[117]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[116]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[116]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[115]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[115]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[114]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[114]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[113]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[113]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[112]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[112]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[111]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[111]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[110]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[110]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[109]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[109]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[108]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[108]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[107]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[107]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[106]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[106]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[105]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[105]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[104]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[104]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[103]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[103]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[102]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[102]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[101]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[101]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[100]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[100]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[99]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[99]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[98]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[98]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[97]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[97]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[96]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[96]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[95]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[95]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[94]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[94]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[93]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[93]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[92]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[92]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[91]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[91]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[90]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[90]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[89]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[89]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[88]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[88]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[87]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[87]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[86]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[86]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[85]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[85]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[84]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[84]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[83]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[83]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[82]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[82]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[81]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[81]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[80]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[80]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[79]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[79]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[78]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[78]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[77]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[77]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[76]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[76]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[75]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[75]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[74]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[74]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[73]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[73]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[72]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[72]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[71]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[71]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[70]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[70]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[69]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[69]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[68]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[68]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[67]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[67]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[66]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[66]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[65]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[65]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[64]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[64]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[63]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[63]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[62]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[62]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[61]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[61]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[60]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[60]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[59]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[59]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[58]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[58]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[57]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[57]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[56]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[56]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[55]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[55]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[54]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[54]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[53]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[53]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[52]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[52]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[51]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[51]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[50]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[50]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[49]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[49]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[48]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[48]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[47]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[47]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[46]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[46]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[45]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[45]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[44]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[44]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[43]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[43]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[42]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[42]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[41]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[41]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[40]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[40]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[39]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[39]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[38]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[38]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[37]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[37]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[36]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[36]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[35]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[35]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[34]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[34]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[33]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[33]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[32]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[32]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[31]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[31]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[30]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[30]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[29]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[29]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[28]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[28]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[27]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[27]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[26]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[26]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[25]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[25]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[24]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[24]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[23]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[23]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[22]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[22]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[21]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[21]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[20]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[20]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[19]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[19]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[18]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[18]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[17]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[17]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[16]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[16]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[15]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[15]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[14]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[14]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[13]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[13]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[12]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[12]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[11]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[11]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[10]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[10]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[9]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[9]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[8]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[8]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[7]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[7]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[6]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[6]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[5]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[5]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[4]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[4]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[3]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[3]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[2]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[2]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[1]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[1]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_o[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_cmd_v_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_cmd_v_o[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_resp_ready_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_resp_ready_o[0]}] +set_output_delay -clock $clk_io_name -max 3.42 [get_ports {mem_data_resp_ready_o[0]}] +set_output_delay -clock $clk_io_name -min $min_arrival [get_ports {mem_data_resp_ready_o[0]}] diff --git a/flow/designs/nangate45/black_parrot/rules-base.json b/flow/designs/nangate45/black_parrot/rules-base.json index e0be1ee1b5..8019c733b1 100644 --- a/flow/designs/nangate45/black_parrot/rules-base.json +++ b/flow/designs/nangate45/black_parrot/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/bp_be_top/constraint.sdc b/flow/designs/nangate45/bp_be_top/constraint.sdc index 3df6fe408f..5385f3aae2 100644 --- a/flow/designs/nangate45/bp_be_top/constraint.sdc +++ b/flow/designs/nangate45/bp_be_top/constraint.sdc @@ -1,6057 +1,6060 @@ create_clock [get_ports clk_i] -name CLK -period 2.6 -waveform {0 1.3} -set_input_delay -clock CLK -max 0.6 [get_ports reset_i] -set_input_delay -clock CLK -min 0.6 [get_ports reset_i] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[133]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[133]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[132]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[132]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[131]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[131]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[130]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[130]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[129]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[129]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[128]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[128]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[127]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[127]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[126]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[126]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[125]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[125]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[124]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[124]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[123]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[123]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[122]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[122]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[121]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[121]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[120]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[120]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[119]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[119]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[118]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[118]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[117]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[117]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[116]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[116]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[115]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[115]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[114]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[114]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[113]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[113]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[112]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[112]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[111]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[111]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[110]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[110]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[109]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[109]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[108]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[108]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[107]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[107]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[106]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[106]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[105]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[105]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[104]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[104]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[103]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[103]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[102]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[102]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[101]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[101]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[100]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[100]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[99]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[99]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[98]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[98]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[97]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[97]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[96]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[96]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[95]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[95]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[94]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[94]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[93]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[93]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[92]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[92]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[91]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[91]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[90]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[90]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[89]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[89]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[88]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[88]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[87]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[87]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[86]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[86]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[85]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[85]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[84]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[84]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[83]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[83]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[82]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[82]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[81]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[81]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[80]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[80]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[79]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[79]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[78]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[78]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[77]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[77]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[76]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[76]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[75]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[75]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[74]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[74]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[73]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[73]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[72]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[72]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[71]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[71]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[70]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[70]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[69]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[69]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[68]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[68]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[67]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[67]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[66]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[66]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[65]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[65]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[64]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[64]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[63]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[63]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[62]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[62]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[61]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[61]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[60]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[60]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[59]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[59]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[58]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[58]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[57]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[56]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[55]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[54]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[53]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[52]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[51]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[50]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[49]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[48]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[47]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[46]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[45]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[44]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[43]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[42]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[41]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[40]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[39]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[38]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[37]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[36]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[35]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[34]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[33]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[32]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[31]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[30]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[29]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[28]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[27]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[26]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[25]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[24]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[23]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[22]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[21]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[20]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[19]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[18]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[17]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[16]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[15]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[14]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[13]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[12]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[11]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[10]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[9]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[8]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[7]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[6]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[5]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[4]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[3]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[2]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[1]}] -set_input_delay -clock CLK -max 0.6 [get_ports {fe_queue_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {fe_queue_i[0]}] -set_input_delay -clock CLK -max 0.6 [get_ports fe_queue_v_i] -set_input_delay -clock CLK -min 0.6 [get_ports fe_queue_v_i] -set_input_delay -clock CLK -max 0.6 [get_ports fe_cmd_ready_i] -set_input_delay -clock CLK -min 0.6 [get_ports fe_cmd_ready_i] -set_input_delay -clock CLK -max 0.6 [get_ports lce_req_ready_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_req_ready_i] -set_input_delay -clock CLK -max 0.6 [get_ports lce_resp_ready_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_resp_ready_i] -set_input_delay -clock CLK -max 0.6 [get_ports lce_data_resp_ready_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_data_resp_ready_i] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[35]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[34]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[33]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[32]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[31]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[30]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[29]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[28]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[27]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[26]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[25]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[24]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[23]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[22]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[21]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[20]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[19]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[18]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[17]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[16]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[15]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[14]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[13]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[12]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[11]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[10]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[9]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[8]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[7]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[6]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[5]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[4]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[3]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[2]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[1]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_cmd_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_cmd_i[0]}] -set_input_delay -clock CLK -max 0.6 [get_ports lce_cmd_v_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_cmd_v_i] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[539]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[539]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[538]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[538]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[537]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[537]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[536]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[536]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[535]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[535]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[534]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[534]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[533]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[533]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[532]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[532]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[531]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[531]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[530]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[530]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[529]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[529]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[528]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[528]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[527]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[527]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[526]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[526]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[525]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[525]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[524]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[524]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[523]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[523]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[522]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[522]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[521]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[521]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[520]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[520]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[519]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[519]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[518]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[518]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[517]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[517]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[516]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[516]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[515]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[515]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[514]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[514]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[513]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[513]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[512]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[512]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[511]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[511]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[510]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[510]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[509]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[509]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[508]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[508]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[507]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[507]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[506]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[506]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[505]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[505]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[504]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[504]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[503]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[503]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[502]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[502]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[501]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[501]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[500]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[500]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[499]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[499]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[498]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[498]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[497]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[497]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[496]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[496]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[495]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[495]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[494]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[494]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[493]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[493]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[492]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[492]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[491]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[491]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[490]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[490]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[489]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[489]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[488]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[488]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[487]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[487]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[486]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[486]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[485]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[485]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[484]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[484]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[483]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[483]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[482]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[482]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[481]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[481]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[480]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[480]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[479]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[479]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[478]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[478]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[477]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[477]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[476]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[476]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[475]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[475]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[474]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[474]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[473]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[473]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[472]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[472]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[471]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[471]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[470]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[470]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[469]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[469]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[468]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[468]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[467]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[467]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[466]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[466]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[465]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[465]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[464]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[464]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[463]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[463]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[462]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[462]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[461]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[461]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[460]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[460]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[459]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[459]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[458]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[458]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[457]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[457]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[456]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[456]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[455]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[455]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[454]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[454]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[453]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[453]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[452]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[452]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[451]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[451]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[450]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[450]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[449]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[449]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[448]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[448]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[447]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[447]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[446]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[446]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[445]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[445]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[444]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[444]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[443]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[443]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[442]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[442]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[441]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[441]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[440]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[440]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[439]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[439]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[438]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[438]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[437]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[437]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[436]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[436]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[435]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[435]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[434]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[434]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[433]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[433]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[432]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[432]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[431]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[431]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[430]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[430]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[429]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[429]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[428]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[428]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[427]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[427]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[426]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[426]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[425]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[425]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[424]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[424]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[423]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[423]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[422]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[422]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[421]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[421]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[420]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[420]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[419]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[419]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[418]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[418]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[417]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[417]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[416]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[416]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[415]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[415]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[414]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[414]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[413]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[413]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[412]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[412]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[411]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[411]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[410]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[410]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[409]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[409]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[408]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[408]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[407]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[407]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[406]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[406]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[405]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[405]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[404]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[404]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[403]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[403]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[402]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[402]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[401]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[401]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[400]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[400]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[399]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[399]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[398]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[398]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[397]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[397]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[396]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[396]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[395]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[395]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[394]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[394]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[393]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[393]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[392]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[392]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[391]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[391]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[390]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[390]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[389]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[389]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[388]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[388]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[387]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[387]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[386]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[386]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[385]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[385]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[384]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[384]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[383]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[383]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[382]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[382]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[381]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[381]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[380]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[380]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[379]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[379]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[378]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[378]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[377]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[377]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[376]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[376]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[375]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[375]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[374]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[374]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[373]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[373]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[372]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[372]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[371]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[371]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[370]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[370]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[369]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[369]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[368]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[368]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[367]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[367]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[366]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[366]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[365]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[365]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[364]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[364]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[363]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[363]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[362]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[362]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[361]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[361]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[360]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[360]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[359]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[359]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[358]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[358]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[357]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[357]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[356]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[356]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[355]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[355]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[354]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[354]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[353]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[353]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[352]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[352]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[351]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[351]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[350]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[350]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[349]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[349]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[348]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[348]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[347]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[347]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[346]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[346]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[345]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[345]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[344]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[344]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[343]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[343]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[342]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[342]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[341]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[341]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[340]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[340]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[339]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[339]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[338]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[338]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[337]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[337]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[336]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[336]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[335]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[335]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[334]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[334]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[333]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[333]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[332]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[332]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[331]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[331]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[330]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[330]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[329]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[329]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[328]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[328]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[327]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[327]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[326]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[326]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[325]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[325]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[324]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[324]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[323]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[323]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[322]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[322]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[321]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[321]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[320]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[320]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[319]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[319]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[318]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[318]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[317]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[317]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[316]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[316]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[315]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[315]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[314]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[314]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[313]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[313]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[312]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[312]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[311]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[311]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[310]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[310]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[309]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[309]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[308]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[308]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[307]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[307]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[306]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[306]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[305]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[305]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[304]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[304]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[303]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[303]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[302]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[302]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[301]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[301]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[300]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[300]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[299]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[299]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[298]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[298]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[297]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[297]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[296]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[296]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[295]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[295]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[294]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[294]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[293]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[293]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[292]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[292]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[291]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[291]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[290]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[290]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[289]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[289]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[288]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[288]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[287]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[287]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[286]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[286]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[285]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[285]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[284]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[284]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[283]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[283]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[282]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[282]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[281]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[281]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[280]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[280]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[279]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[279]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[278]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[278]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[277]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[277]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[276]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[276]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[275]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[275]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[274]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[274]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[273]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[273]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[272]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[272]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[271]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[271]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[270]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[270]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[269]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[269]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[268]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[268]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[267]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[267]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[266]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[266]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[265]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[265]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[264]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[264]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[263]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[263]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[262]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[262]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[261]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[261]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[260]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[260]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[259]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[259]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[258]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[258]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[257]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[257]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[256]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[256]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[255]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[255]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[254]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[254]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[253]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[253]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[252]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[252]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[251]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[251]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[250]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[250]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[249]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[249]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[248]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[248]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[247]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[247]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[246]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[246]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[245]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[245]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[244]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[244]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[243]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[243]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[242]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[242]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[241]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[241]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[240]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[240]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[239]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[239]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[238]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[238]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[237]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[237]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[236]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[236]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[235]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[235]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[234]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[234]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[233]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[233]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[232]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[232]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[231]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[231]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[230]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[230]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[229]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[229]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[228]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[228]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[227]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[227]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[226]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[226]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[225]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[225]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[224]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[224]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[223]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[223]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[222]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[222]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[221]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[221]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[220]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[220]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[219]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[219]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[218]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[218]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[217]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[217]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[216]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[216]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[215]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[215]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[214]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[214]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[213]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[213]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[212]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[212]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[211]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[211]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[210]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[210]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[209]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[209]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[208]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[208]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[207]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[207]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[206]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[206]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[205]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[205]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[204]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[204]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[203]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[203]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[202]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[202]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[201]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[201]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[200]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[200]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[199]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[199]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[198]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[198]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[197]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[197]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[196]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[196]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[195]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[195]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[194]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[194]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[193]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[193]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[192]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[192]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[191]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[191]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[190]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[190]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[189]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[189]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[188]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[188]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[187]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[187]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[186]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[186]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[185]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[185]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[184]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[184]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[183]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[183]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[182]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[182]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[181]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[181]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[180]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[180]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[179]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[179]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[178]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[178]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[177]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[177]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[176]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[176]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[175]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[175]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[174]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[174]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[173]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[173]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[172]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[172]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[171]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[171]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[170]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[170]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[169]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[169]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[168]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[168]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[167]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[167]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[166]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[166]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[165]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[165]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[164]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[164]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[163]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[163]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[162]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[162]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[161]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[161]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[160]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[160]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[159]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[159]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[158]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[158]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[157]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[157]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[156]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[156]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[155]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[155]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[154]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[154]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[153]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[153]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[152]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[152]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[151]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[151]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[150]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[150]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[149]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[149]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[148]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[148]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[147]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[147]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[146]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[146]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[145]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[145]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[144]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[144]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[143]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[143]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[142]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[142]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[141]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[141]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[140]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[140]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[139]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[139]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[138]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[138]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[137]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[137]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[136]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[136]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[135]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[135]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[134]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[134]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[133]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[133]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[132]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[132]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[131]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[131]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[130]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[130]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[129]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[129]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[128]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[128]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[127]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[127]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[126]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[126]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[125]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[125]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[124]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[124]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[123]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[123]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[122]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[122]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[121]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[121]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[120]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[120]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[119]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[119]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[118]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[118]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[117]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[117]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[116]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[116]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[115]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[115]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[114]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[114]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[113]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[113]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[112]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[112]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[111]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[111]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[110]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[110]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[109]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[109]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[108]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[108]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[107]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[107]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[106]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[106]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[105]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[105]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[104]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[104]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[103]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[103]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[102]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[102]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[101]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[101]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[100]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[100]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[99]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[99]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[98]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[98]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[97]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[97]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[96]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[96]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[95]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[95]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[94]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[94]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[93]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[93]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[92]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[92]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[91]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[91]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[90]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[90]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[89]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[89]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[88]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[88]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[87]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[87]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[86]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[86]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[85]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[85]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[84]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[84]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[83]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[83]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[82]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[82]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[81]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[81]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[80]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[80]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[79]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[79]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[78]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[78]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[77]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[77]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[76]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[76]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[75]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[75]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[74]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[74]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[73]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[73]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[72]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[72]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[71]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[71]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[70]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[70]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[69]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[69]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[68]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[68]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[67]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[67]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[66]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[66]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[65]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[65]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[64]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[64]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[63]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[63]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[62]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[62]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[61]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[61]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[60]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[60]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[59]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[59]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[58]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[58]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[57]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[56]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[55]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[54]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[53]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[52]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[51]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[50]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[49]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[48]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[47]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[46]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[45]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[44]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[43]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[42]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[41]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[40]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[39]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[38]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[37]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[36]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[35]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[34]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[33]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[32]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[31]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[30]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[29]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[28]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[27]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[26]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[25]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[24]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[23]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[22]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[21]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[20]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[19]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[18]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[17]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[16]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[15]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[14]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[13]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[12]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[11]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[10]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[9]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[8]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[7]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[6]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[5]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[4]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[3]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[2]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[1]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_data_cmd_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_data_cmd_i[0]}] -set_input_delay -clock CLK -max 0.6 [get_ports lce_data_cmd_v_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_data_cmd_v_i] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[538]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[538]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[537]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[537]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[536]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[536]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[535]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[535]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[534]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[534]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[533]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[533]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[532]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[532]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[531]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[531]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[530]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[530]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[529]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[529]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[528]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[528]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[527]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[527]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[526]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[526]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[525]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[525]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[524]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[524]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[523]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[523]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[522]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[522]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[521]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[521]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[520]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[520]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[519]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[519]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[518]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[518]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[517]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[517]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[516]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[516]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[515]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[515]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[514]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[514]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[513]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[513]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[512]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[512]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[511]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[511]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[510]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[510]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[509]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[509]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[508]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[508]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[507]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[507]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[506]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[506]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[505]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[505]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[504]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[504]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[503]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[503]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[502]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[502]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[501]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[501]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[500]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[500]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[499]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[499]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[498]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[498]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[497]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[497]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[496]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[496]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[495]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[495]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[494]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[494]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[493]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[493]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[492]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[492]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[491]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[491]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[490]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[490]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[489]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[489]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[488]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[488]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[487]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[487]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[486]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[486]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[485]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[485]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[484]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[484]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[483]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[483]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[482]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[482]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[481]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[481]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[480]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[480]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[479]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[479]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[478]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[478]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[477]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[477]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[476]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[476]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[475]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[475]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[474]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[474]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[473]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[473]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[472]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[472]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[471]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[471]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[470]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[470]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[469]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[469]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[468]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[468]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[467]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[467]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[466]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[466]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[465]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[465]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[464]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[464]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[463]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[463]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[462]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[462]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[461]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[461]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[460]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[460]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[459]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[459]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[458]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[458]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[457]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[457]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[456]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[456]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[455]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[455]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[454]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[454]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[453]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[453]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[452]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[452]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[451]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[451]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[450]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[450]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[449]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[449]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[448]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[448]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[447]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[447]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[446]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[446]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[445]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[445]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[444]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[444]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[443]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[443]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[442]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[442]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[441]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[441]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[440]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[440]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[439]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[439]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[438]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[438]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[437]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[437]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[436]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[436]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[435]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[435]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[434]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[434]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[433]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[433]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[432]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[432]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[431]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[431]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[430]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[430]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[429]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[429]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[428]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[428]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[427]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[427]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[426]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[426]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[425]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[425]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[424]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[424]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[423]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[423]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[422]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[422]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[421]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[421]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[420]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[420]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[419]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[419]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[418]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[418]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[417]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[417]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[416]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[416]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[415]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[415]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[414]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[414]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[413]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[413]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[412]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[412]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[411]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[411]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[410]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[410]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[409]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[409]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[408]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[408]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[407]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[407]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[406]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[406]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[405]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[405]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[404]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[404]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[403]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[403]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[402]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[402]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[401]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[401]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[400]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[400]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[399]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[399]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[398]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[398]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[397]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[397]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[396]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[396]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[395]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[395]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[394]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[394]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[393]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[393]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[392]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[392]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[391]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[391]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[390]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[390]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[389]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[389]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[388]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[388]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[387]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[387]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[386]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[386]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[385]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[385]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[384]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[384]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[383]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[383]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[382]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[382]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[381]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[381]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[380]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[380]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[379]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[379]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[378]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[378]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[377]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[377]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[376]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[376]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[375]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[375]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[374]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[374]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[373]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[373]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[372]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[372]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[371]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[371]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[370]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[370]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[369]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[369]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[368]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[368]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[367]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[367]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[366]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[366]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[365]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[365]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[364]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[364]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[363]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[363]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[362]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[362]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[361]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[361]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[360]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[360]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[359]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[359]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[358]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[358]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[357]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[357]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[356]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[356]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[355]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[355]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[354]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[354]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[353]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[353]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[352]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[352]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[351]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[351]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[350]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[350]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[349]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[349]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[348]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[348]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[347]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[347]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[346]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[346]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[345]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[345]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[344]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[344]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[343]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[343]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[342]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[342]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[341]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[341]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[340]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[340]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[339]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[339]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[338]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[338]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[337]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[337]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[336]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[336]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[335]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[335]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[334]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[334]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[333]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[333]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[332]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[332]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[331]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[331]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[330]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[330]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[329]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[329]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[328]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[328]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[327]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[327]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[326]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[326]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[325]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[325]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[324]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[324]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[323]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[323]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[322]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[322]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[321]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[321]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[320]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[320]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[319]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[319]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[318]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[318]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[317]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[317]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[316]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[316]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[315]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[315]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[314]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[314]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[313]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[313]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[312]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[312]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[311]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[311]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[310]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[310]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[309]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[309]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[308]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[308]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[307]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[307]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[306]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[306]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[305]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[305]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[304]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[304]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[303]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[303]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[302]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[302]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[301]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[301]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[300]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[300]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[299]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[299]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[298]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[298]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[297]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[297]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[296]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[296]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[295]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[295]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[294]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[294]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[293]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[293]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[292]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[292]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[291]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[291]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[290]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[290]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[289]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[289]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[288]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[288]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[287]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[287]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[286]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[286]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[285]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[285]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[284]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[284]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[283]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[283]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[282]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[282]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[281]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[281]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[280]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[280]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[279]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[279]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[278]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[278]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[277]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[277]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[276]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[276]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[275]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[275]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[274]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[274]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[273]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[273]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[272]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[272]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[271]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[271]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[270]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[270]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[269]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[269]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[268]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[268]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[267]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[267]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[266]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[266]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[265]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[265]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[264]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[264]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[263]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[263]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[262]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[262]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[261]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[261]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[260]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[260]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[259]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[259]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[258]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[258]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[257]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[257]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[256]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[256]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[255]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[255]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[254]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[254]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[253]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[253]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[252]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[252]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[251]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[251]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[250]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[250]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[249]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[249]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[248]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[248]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[247]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[247]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[246]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[246]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[245]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[245]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[244]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[244]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[243]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[243]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[242]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[242]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[241]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[241]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[240]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[240]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[239]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[239]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[238]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[238]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[237]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[237]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[236]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[236]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[235]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[235]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[234]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[234]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[233]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[233]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[232]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[232]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[231]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[231]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[230]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[230]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[229]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[229]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[228]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[228]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[227]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[227]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[226]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[226]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[225]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[225]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[224]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[224]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[223]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[223]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[222]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[222]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[221]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[221]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[220]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[220]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[219]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[219]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[218]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[218]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[217]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[217]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[216]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[216]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[215]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[215]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[214]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[214]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[213]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[213]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[212]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[212]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[211]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[211]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[210]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[210]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[209]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[209]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[208]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[208]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[207]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[207]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[206]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[206]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[205]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[205]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[204]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[204]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[203]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[203]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[202]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[202]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[201]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[201]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[200]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[200]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[199]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[199]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[198]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[198]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[197]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[197]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[196]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[196]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[195]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[195]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[194]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[194]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[193]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[193]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[192]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[192]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[191]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[191]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[190]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[190]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[189]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[189]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[188]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[188]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[187]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[187]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[186]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[186]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[185]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[185]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[184]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[184]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[183]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[183]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[182]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[182]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[181]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[181]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[180]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[180]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[179]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[179]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[178]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[178]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[177]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[177]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[176]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[176]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[175]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[175]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[174]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[174]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[173]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[173]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[172]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[172]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[171]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[171]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[170]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[170]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[169]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[169]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[168]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[168]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[167]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[167]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[166]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[166]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[165]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[165]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[164]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[164]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[163]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[163]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[162]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[162]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[161]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[161]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[160]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[160]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[159]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[159]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[158]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[158]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[157]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[157]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[156]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[156]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[155]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[155]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[154]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[154]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[153]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[153]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[152]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[152]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[151]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[151]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[150]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[150]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[149]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[149]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[148]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[148]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[147]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[147]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[146]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[146]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[145]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[145]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[144]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[144]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[143]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[143]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[142]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[142]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[141]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[141]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[140]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[140]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[139]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[139]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[138]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[138]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[137]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[137]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[136]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[136]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[135]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[135]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[134]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[134]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[133]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[133]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[132]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[132]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[131]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[131]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[130]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[130]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[129]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[129]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[128]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[128]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[127]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[127]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[126]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[126]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[125]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[125]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[124]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[124]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[123]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[123]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[122]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[122]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[121]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[121]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[120]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[120]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[119]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[119]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[118]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[118]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[117]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[117]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[116]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[116]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[115]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[115]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[114]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[114]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[113]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[113]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[112]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[112]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[111]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[111]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[110]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[110]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[109]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[109]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[108]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[108]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[107]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[107]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[106]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[106]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[105]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[105]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[104]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[104]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[103]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[103]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[102]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[102]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[101]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[101]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[100]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[100]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[99]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[99]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[98]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[98]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[97]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[97]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[96]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[96]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[95]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[95]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[94]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[94]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[93]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[93]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[92]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[92]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[91]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[91]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[90]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[90]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[89]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[89]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[88]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[88]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[87]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[87]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[86]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[86]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[85]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[85]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[84]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[84]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[83]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[83]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[82]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[82]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[81]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[81]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[80]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[80]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[79]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[79]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[78]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[78]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[77]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[77]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[76]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[76]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[75]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[75]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[74]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[74]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[73]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[73]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[72]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[72]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[71]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[71]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[70]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[70]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[69]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[69]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[68]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[68]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[67]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[67]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[66]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[66]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[65]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[65]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[64]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[64]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[63]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[63]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[62]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[62]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[61]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[61]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[60]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[60]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[59]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[59]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[58]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[58]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[57]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[56]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[55]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[54]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[53]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[52]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[51]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[50]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[49]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[48]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[47]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[46]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[45]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[44]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[43]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[42]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[41]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[40]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[39]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[38]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[37]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[36]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[35]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[34]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[33]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[32]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[31]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[30]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[29]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[28]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[27]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[26]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[25]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[24]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[23]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[22]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[21]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[20]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[19]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[18]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[17]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[16]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[15]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[14]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[13]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[12]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[11]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[10]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[9]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[8]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[7]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[6]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[5]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[4]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[3]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[2]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[1]}] -set_input_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_i[0]}] -set_input_delay -clock CLK -max 0.6 [get_ports lce_tr_resp_v_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_tr_resp_v_i] -set_input_delay -clock CLK -max 0.6 [get_ports lce_tr_resp_ready_i] -set_input_delay -clock CLK -min 0.6 [get_ports lce_tr_resp_ready_i] -set_input_delay -clock CLK -max 0.6 [get_ports {proc_cfg_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {proc_cfg_i[2]}] -set_input_delay -clock CLK -max 0.6 [get_ports {proc_cfg_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {proc_cfg_i[1]}] -set_input_delay -clock CLK -max 0.6 [get_ports {proc_cfg_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {proc_cfg_i[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports fe_queue_ready_o] -set_output_delay -clock CLK -min 0.6 [get_ports fe_queue_ready_o] -set_output_delay -clock CLK -max 0.6 [get_ports fe_queue_clr_o] -set_output_delay -clock CLK -min 0.6 [get_ports fe_queue_clr_o] -set_output_delay -clock CLK -max 0.6 [get_ports fe_queue_dequeue_o] -set_output_delay -clock CLK -min 0.6 [get_ports fe_queue_dequeue_o] -set_output_delay -clock CLK -max 0.6 [get_ports fe_queue_rollback_o] -set_output_delay -clock CLK -min 0.6 [get_ports fe_queue_rollback_o] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[108]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[107]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[106]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[105]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[104]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[103]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[102]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[101]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[100]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[99]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[98]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[97]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[96]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[95]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[94]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[93]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[92]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[91]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[90]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[89]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[88]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[87]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[86]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[85]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[84]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[83]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[82]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[81]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[80]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[79]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[78]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[77]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[76]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[75]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[74]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[73]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[72]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[71]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[70]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[69]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[68]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[67]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[66]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[65]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[64]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[63]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[62]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[61]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[60]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[59]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[58]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[57]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[56]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[55]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[54]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[53]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[52]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[51]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[50]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[49]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[48]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[47]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[46]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[45]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[44]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[43]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[42]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[41]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[40]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[39]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[38]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[37]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[36]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[35]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[34]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[33]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[32]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[31]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[30]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {fe_cmd_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {fe_cmd_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports fe_cmd_v_o] -set_output_delay -clock CLK -min 0.6 [get_ports fe_cmd_v_o] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_req_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_req_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports lce_req_v_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_req_v_o] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_resp_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_resp_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports lce_resp_v_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_resp_v_o] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[536]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[536]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[535]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[535]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[534]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[534]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[533]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[533]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[532]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[532]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[531]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[531]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[530]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[530]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[529]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[529]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[528]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[528]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[527]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[527]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[526]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[526]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[525]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[525]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[524]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[524]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[523]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[523]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[522]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[522]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[521]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[521]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[520]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[520]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[519]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[519]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[518]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[518]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[517]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[517]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[516]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[516]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[515]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[515]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[514]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[514]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[513]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[513]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[512]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[512]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[511]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[511]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[510]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[510]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[509]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[509]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[508]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[508]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[507]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[507]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[506]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[506]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[505]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[505]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[504]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[504]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[503]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[503]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[502]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[502]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[501]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[501]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[500]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[500]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[499]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[499]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[498]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[498]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[497]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[497]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[496]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[496]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[495]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[495]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[494]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[494]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[493]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[493]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[492]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[492]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[491]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[491]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[490]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[490]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[489]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[489]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[488]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[488]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[487]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[487]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[486]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[486]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[485]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[485]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[484]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[484]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[483]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[483]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[482]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[482]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[481]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[481]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[480]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[480]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[479]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[479]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[478]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[478]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[477]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[477]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[476]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[476]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[475]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[475]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[474]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[474]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[473]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[473]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[472]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[472]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[471]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[471]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[470]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[470]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[469]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[469]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[468]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[468]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[467]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[467]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[466]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[466]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[465]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[465]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[464]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[464]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[463]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[463]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[462]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[462]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[461]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[461]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[460]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[460]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[459]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[459]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[458]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[458]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[457]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[457]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[456]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[456]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[455]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[455]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[454]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[454]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[453]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[453]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[452]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[452]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[451]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[451]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[450]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[450]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[449]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[449]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[448]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[448]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[447]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[447]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[446]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[446]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[445]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[445]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[444]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[444]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[443]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[443]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[442]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[442]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[441]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[441]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[440]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[440]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[439]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[439]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[438]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[438]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[437]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[437]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[436]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[436]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[435]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[435]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[434]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[434]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[433]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[433]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[432]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[432]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[431]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[431]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[430]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[430]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[429]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[429]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[428]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[428]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[427]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[427]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[426]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[426]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[425]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[425]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[424]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[424]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[423]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[423]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[422]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[422]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[421]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[421]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[420]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[420]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[419]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[419]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[418]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[418]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[417]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[417]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[416]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[416]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[415]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[415]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[414]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[414]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[413]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[413]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[412]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[412]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[411]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[411]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[410]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[410]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[409]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[409]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[408]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[408]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[407]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[407]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[406]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[406]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[405]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[405]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[404]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[404]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[403]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[403]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[402]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[402]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[401]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[401]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[400]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[400]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[399]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[399]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[398]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[398]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[397]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[397]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[396]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[396]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[395]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[395]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[394]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[394]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[393]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[393]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[392]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[392]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[391]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[391]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[390]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[390]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[389]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[389]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[388]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[388]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[387]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[387]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[386]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[386]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[385]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[385]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[384]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[384]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[383]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[383]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[382]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[382]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[381]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[381]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[380]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[380]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[379]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[379]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[378]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[378]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[377]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[377]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[376]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[376]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[375]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[375]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[374]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[374]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[373]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[373]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[372]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[372]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[371]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[371]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[370]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[370]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[369]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[369]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[368]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[368]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[367]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[367]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[366]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[366]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[365]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[365]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[364]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[364]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[363]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[363]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[362]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[362]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[361]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[361]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[360]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[360]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[359]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[359]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[358]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[358]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[357]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[357]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[356]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[356]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[355]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[355]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[354]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[354]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[353]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[353]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[352]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[352]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[351]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[351]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[350]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[350]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[349]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[349]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[348]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[348]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[347]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[347]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[346]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[346]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[345]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[345]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[344]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[344]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[343]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[343]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[342]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[342]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[341]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[341]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[340]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[340]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[339]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[339]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[338]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[338]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[337]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[337]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[336]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[336]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[335]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[335]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[334]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[334]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[333]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[333]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[332]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[332]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[331]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[331]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[330]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[330]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[329]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[329]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[328]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[328]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[327]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[327]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[326]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[326]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[325]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[325]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[324]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[324]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[323]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[323]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[322]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[322]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[321]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[321]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[320]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[320]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[319]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[319]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[318]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[318]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[317]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[317]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[316]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[316]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[315]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[315]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[314]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[314]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[313]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[313]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[312]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[312]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[311]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[311]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[310]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[310]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[309]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[309]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[308]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[308]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[307]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[307]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[306]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[306]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[305]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[305]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[304]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[304]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[303]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[303]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[302]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[302]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[301]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[301]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[300]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[300]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[299]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[299]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[298]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[298]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[297]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[297]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[296]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[296]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[295]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[295]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[294]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[294]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[293]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[293]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[292]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[292]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[291]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[291]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[290]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[290]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[289]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[289]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[288]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[288]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[287]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[287]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[286]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[286]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[285]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[285]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[284]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[284]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[283]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[283]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[282]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[282]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[281]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[281]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[280]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[280]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[279]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[279]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[278]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[278]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[277]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[277]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[276]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[276]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[275]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[275]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[274]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[274]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[273]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[273]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[272]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[272]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[271]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[271]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[270]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[270]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[269]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[269]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[268]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[268]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[267]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[267]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[266]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[266]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[265]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[265]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[264]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[264]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[263]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[263]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[262]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[262]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[261]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[261]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[260]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[260]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[259]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[259]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[258]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[258]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[257]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[257]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[256]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[256]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[255]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[255]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[254]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[254]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[253]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[253]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[252]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[252]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[251]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[251]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[250]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[250]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[249]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[249]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[248]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[248]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[247]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[247]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[246]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[246]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[245]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[245]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[244]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[244]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[243]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[243]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[242]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[242]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[241]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[241]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[240]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[240]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[239]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[239]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[238]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[238]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[237]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[237]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[236]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[236]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[235]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[235]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[234]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[234]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[233]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[233]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[232]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[232]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[231]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[231]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[230]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[230]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[229]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[229]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[228]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[228]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[227]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[227]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[226]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[226]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[225]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[225]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[224]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[224]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[223]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[223]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[222]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[222]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[221]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[221]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[220]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[220]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[219]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[219]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[218]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[218]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[217]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[217]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[216]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[216]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[215]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[215]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[214]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[214]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[213]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[213]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[212]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[212]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[211]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[211]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[210]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[210]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[209]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[209]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[208]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[208]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[207]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[207]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[206]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[206]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[205]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[205]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[204]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[204]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[203]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[203]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[202]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[202]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[201]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[201]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[200]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[200]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[199]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[199]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[198]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[198]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[197]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[197]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[196]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[196]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[195]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[195]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[194]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[194]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[193]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[193]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[192]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[192]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[191]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[191]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[190]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[190]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[189]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[189]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[188]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[188]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[187]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[187]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[186]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[186]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[185]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[185]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[184]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[184]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[183]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[183]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[182]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[182]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[181]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[181]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[180]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[180]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[179]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[179]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[178]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[178]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[177]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[177]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[176]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[176]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[175]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[175]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[174]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[174]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[173]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[173]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[172]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[172]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[171]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[171]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[170]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[170]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[169]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[169]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[168]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[168]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[167]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[167]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[166]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[166]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[165]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[165]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[164]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[164]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[163]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[163]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[162]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[162]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[161]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[161]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[160]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[160]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[159]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[159]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[158]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[158]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[157]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[157]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[156]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[156]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[155]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[155]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[154]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[154]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[153]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[153]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[152]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[152]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[151]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[151]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[150]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[150]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[149]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[149]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[148]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[148]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[147]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[147]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[146]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[146]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[145]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[145]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[144]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[144]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[143]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[143]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[142]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[142]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[141]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[141]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[140]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[140]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[139]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[139]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[138]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[138]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[137]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[137]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[136]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[136]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[135]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[135]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[134]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[134]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[133]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[133]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[132]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[132]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[131]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[131]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[130]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[130]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[129]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[129]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[128]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[128]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[127]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[127]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[126]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[126]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[125]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[125]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[124]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[124]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[123]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[123]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[122]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[122]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[121]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[121]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[120]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[120]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[119]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[119]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[118]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[118]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[117]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[117]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[116]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[116]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[115]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[115]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[114]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[114]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[113]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[113]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[112]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[112]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[111]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[111]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[110]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[110]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[109]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[109]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[108]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[107]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[106]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[105]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[104]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[103]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[102]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[101]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[100]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[99]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[98]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[97]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[96]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[95]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[94]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[93]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[92]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[91]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[90]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[89]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[88]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[87]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[86]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[85]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[84]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[83]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[82]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[81]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[80]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[79]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[78]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[77]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[76]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[75]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[74]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[73]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[72]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[71]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[70]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[69]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[68]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[67]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[66]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[65]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[64]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[63]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[62]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[61]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[60]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[59]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[58]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[57]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[56]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[55]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[54]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[53]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[52]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[51]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[50]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[49]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[48]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[47]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[46]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[45]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[44]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[43]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[42]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[41]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[40]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[39]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[38]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[37]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[36]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[35]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[34]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[33]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[32]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[31]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[30]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_data_resp_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_data_resp_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports lce_data_resp_v_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_data_resp_v_o] -set_output_delay -clock CLK -max 0.6 [get_ports lce_cmd_ready_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_cmd_ready_o] -set_output_delay -clock CLK -max 0.6 [get_ports lce_data_cmd_ready_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_data_cmd_ready_o] -set_output_delay -clock CLK -max 0.6 [get_ports lce_tr_resp_ready_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_tr_resp_ready_o] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[538]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[538]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[537]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[537]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[536]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[536]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[535]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[535]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[534]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[534]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[533]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[533]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[532]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[532]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[531]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[531]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[530]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[530]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[529]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[529]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[528]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[528]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[527]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[527]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[526]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[526]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[525]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[525]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[524]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[524]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[523]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[523]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[522]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[522]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[521]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[521]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[520]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[520]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[519]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[519]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[518]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[518]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[517]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[517]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[516]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[516]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[515]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[515]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[514]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[514]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[513]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[513]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[512]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[512]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[511]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[511]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[510]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[510]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[509]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[509]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[508]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[508]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[507]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[507]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[506]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[506]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[505]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[505]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[504]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[504]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[503]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[503]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[502]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[502]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[501]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[501]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[500]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[500]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[499]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[499]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[498]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[498]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[497]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[497]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[496]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[496]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[495]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[495]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[494]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[494]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[493]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[493]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[492]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[492]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[491]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[491]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[490]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[490]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[489]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[489]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[488]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[488]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[487]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[487]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[486]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[486]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[485]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[485]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[484]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[484]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[483]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[483]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[482]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[482]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[481]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[481]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[480]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[480]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[479]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[479]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[478]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[478]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[477]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[477]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[476]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[476]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[475]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[475]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[474]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[474]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[473]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[473]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[472]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[472]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[471]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[471]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[470]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[470]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[469]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[469]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[468]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[468]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[467]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[467]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[466]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[466]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[465]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[465]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[464]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[464]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[463]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[463]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[462]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[462]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[461]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[461]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[460]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[460]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[459]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[459]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[458]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[458]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[457]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[457]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[456]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[456]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[455]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[455]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[454]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[454]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[453]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[453]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[452]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[452]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[451]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[451]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[450]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[450]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[449]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[449]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[448]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[448]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[447]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[447]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[446]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[446]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[445]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[445]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[444]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[444]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[443]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[443]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[442]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[442]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[441]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[441]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[440]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[440]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[439]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[439]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[438]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[438]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[437]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[437]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[436]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[436]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[435]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[435]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[434]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[434]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[433]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[433]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[432]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[432]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[431]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[431]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[430]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[430]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[429]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[429]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[428]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[428]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[427]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[427]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[426]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[426]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[425]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[425]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[424]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[424]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[423]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[423]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[422]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[422]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[421]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[421]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[420]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[420]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[419]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[419]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[418]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[418]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[417]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[417]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[416]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[416]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[415]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[415]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[414]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[414]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[413]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[413]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[412]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[412]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[411]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[411]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[410]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[410]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[409]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[409]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[408]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[408]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[407]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[407]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[406]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[406]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[405]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[405]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[404]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[404]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[403]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[403]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[402]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[402]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[401]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[401]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[400]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[400]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[399]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[399]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[398]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[398]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[397]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[397]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[396]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[396]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[395]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[395]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[394]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[394]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[393]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[393]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[392]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[392]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[391]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[391]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[390]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[390]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[389]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[389]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[388]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[388]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[387]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[387]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[386]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[386]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[385]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[385]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[384]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[384]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[383]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[383]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[382]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[382]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[381]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[381]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[380]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[380]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[379]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[379]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[378]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[378]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[377]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[377]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[376]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[376]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[375]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[375]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[374]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[374]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[373]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[373]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[372]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[372]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[371]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[371]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[370]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[370]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[369]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[369]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[368]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[368]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[367]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[367]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[366]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[366]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[365]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[365]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[364]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[364]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[363]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[363]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[362]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[362]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[361]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[361]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[360]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[360]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[359]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[359]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[358]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[358]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[357]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[357]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[356]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[356]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[355]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[355]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[354]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[354]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[353]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[353]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[352]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[352]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[351]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[351]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[350]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[350]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[349]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[349]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[348]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[348]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[347]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[347]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[346]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[346]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[345]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[345]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[344]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[344]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[343]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[343]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[342]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[342]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[341]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[341]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[340]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[340]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[339]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[339]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[338]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[338]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[337]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[337]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[336]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[336]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[335]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[335]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[334]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[334]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[333]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[333]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[332]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[332]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[331]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[331]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[330]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[330]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[329]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[329]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[328]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[328]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[327]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[327]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[326]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[326]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[325]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[325]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[324]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[324]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[323]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[323]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[322]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[322]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[321]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[321]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[320]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[320]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[319]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[319]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[318]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[318]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[317]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[317]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[316]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[316]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[315]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[315]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[314]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[314]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[313]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[313]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[312]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[312]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[311]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[311]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[310]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[310]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[309]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[309]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[308]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[308]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[307]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[307]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[306]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[306]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[305]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[305]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[304]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[304]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[303]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[303]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[302]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[302]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[301]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[301]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[300]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[300]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[299]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[299]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[298]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[298]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[297]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[297]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[296]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[296]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[295]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[295]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[294]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[294]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[293]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[293]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[292]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[292]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[291]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[291]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[290]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[290]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[289]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[289]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[288]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[288]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[287]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[287]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[286]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[286]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[285]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[285]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[284]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[284]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[283]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[283]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[282]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[282]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[281]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[281]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[280]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[280]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[279]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[279]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[278]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[278]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[277]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[277]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[276]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[276]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[275]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[275]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[274]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[274]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[273]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[273]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[272]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[272]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[271]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[271]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[270]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[270]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[269]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[269]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[268]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[268]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[267]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[267]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[266]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[266]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[265]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[265]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[264]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[264]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[263]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[263]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[262]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[262]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[261]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[261]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[260]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[260]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[259]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[259]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[258]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[258]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[257]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[257]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[256]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[256]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[255]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[255]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[254]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[254]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[253]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[253]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[252]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[252]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[251]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[251]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[250]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[250]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[249]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[249]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[248]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[248]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[247]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[247]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[246]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[246]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[245]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[245]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[244]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[244]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[243]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[243]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[242]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[242]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[241]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[241]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[240]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[240]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[239]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[239]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[238]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[238]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[237]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[237]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[236]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[236]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[235]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[235]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[234]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[234]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[233]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[233]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[232]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[232]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[231]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[231]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[230]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[230]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[229]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[229]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[228]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[228]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[227]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[227]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[226]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[226]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[225]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[225]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[224]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[224]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[223]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[223]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[222]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[222]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[221]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[221]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[220]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[220]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[219]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[219]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[218]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[218]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[217]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[217]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[216]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[216]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[215]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[215]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[214]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[214]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[213]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[213]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[212]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[212]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[211]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[211]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[210]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[210]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[209]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[209]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[208]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[208]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[207]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[207]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[206]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[206]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[205]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[205]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[204]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[204]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[203]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[203]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[202]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[202]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[201]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[201]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[200]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[200]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[199]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[199]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[198]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[198]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[197]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[197]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[196]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[196]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[195]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[195]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[194]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[194]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[193]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[193]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[192]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[192]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[191]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[191]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[190]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[190]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[189]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[189]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[188]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[188]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[187]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[187]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[186]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[186]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[185]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[185]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[184]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[184]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[183]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[183]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[182]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[182]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[181]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[181]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[180]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[180]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[179]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[179]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[178]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[178]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[177]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[177]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[176]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[176]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[175]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[175]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[174]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[174]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[173]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[173]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[172]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[172]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[171]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[171]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[170]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[170]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[169]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[169]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[168]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[168]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[167]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[167]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[166]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[166]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[165]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[165]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[164]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[164]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[163]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[163]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[162]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[162]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[161]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[161]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[160]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[160]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[159]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[159]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[158]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[158]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[157]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[157]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[156]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[156]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[155]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[155]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[154]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[154]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[153]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[153]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[152]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[152]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[151]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[151]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[150]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[150]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[149]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[149]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[148]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[148]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[147]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[147]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[146]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[146]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[145]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[145]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[144]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[144]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[143]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[143]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[142]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[142]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[141]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[141]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[140]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[140]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[139]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[139]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[138]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[138]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[137]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[137]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[136]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[136]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[135]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[135]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[134]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[134]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[133]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[133]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[132]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[132]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[131]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[131]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[130]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[130]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[129]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[129]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[128]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[128]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[127]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[127]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[126]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[126]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[125]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[125]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[124]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[124]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[123]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[123]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[122]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[122]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[121]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[121]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[120]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[120]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[119]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[119]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[118]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[118]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[117]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[117]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[116]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[116]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[115]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[115]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[114]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[114]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[113]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[113]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[112]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[112]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[111]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[111]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[110]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[110]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[109]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[109]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[108]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[107]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[106]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[105]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[104]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[103]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[102]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[101]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[100]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[99]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[98]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[97]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[96]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[95]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[94]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[93]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[92]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[91]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[90]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[89]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[88]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[87]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[86]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[85]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[84]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[83]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[82]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[81]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[80]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[79]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[78]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[77]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[76]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[75]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[74]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[73]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[72]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[71]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[70]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[69]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[68]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[67]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[66]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[65]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[64]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[63]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[62]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[61]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[60]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[59]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[58]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[57]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[56]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[55]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[54]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[53]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[52]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[51]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[50]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[49]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[48]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[47]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[46]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[45]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[44]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[43]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[42]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[41]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[40]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[39]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[38]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[37]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[36]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[35]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[34]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[33]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[32]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[31]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[30]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {lce_tr_resp_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {lce_tr_resp_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports lce_tr_resp_v_o] -set_output_delay -clock CLK -min 0.6 [get_ports lce_tr_resp_v_o] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[377]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[377]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[376]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[376]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[375]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[375]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[374]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[374]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[373]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[373]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[372]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[372]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[371]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[371]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[370]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[370]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[369]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[369]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[368]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[368]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[367]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[367]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[366]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[366]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[365]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[365]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[364]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[364]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[363]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[363]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[362]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[362]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[361]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[361]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[360]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[360]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[359]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[359]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[358]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[358]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[357]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[357]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[356]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[356]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[355]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[355]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[354]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[354]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[353]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[353]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[352]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[352]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[351]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[351]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[350]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[350]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[349]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[349]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[348]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[348]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[347]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[347]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[346]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[346]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[345]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[345]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[344]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[344]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[343]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[343]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[342]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[342]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[341]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[341]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[340]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[340]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[339]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[339]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[338]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[338]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[337]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[337]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[336]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[336]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[335]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[335]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[334]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[334]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[333]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[333]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[332]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[332]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[331]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[331]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[330]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[330]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[329]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[329]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[328]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[328]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[327]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[327]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[326]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[326]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[325]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[325]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[324]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[324]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[323]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[323]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[322]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[322]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[321]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[321]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[320]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[320]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[319]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[319]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[318]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[318]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[317]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[317]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[316]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[316]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[315]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[315]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[314]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[314]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[313]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[313]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[312]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[312]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[311]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[311]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[310]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[310]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[309]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[309]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[308]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[308]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[307]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[307]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[306]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[306]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[305]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[305]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[304]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[304]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[303]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[303]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[302]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[302]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[301]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[301]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[300]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[300]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[299]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[299]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[298]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[298]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[297]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[297]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[296]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[296]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[295]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[295]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[294]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[294]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[293]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[293]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[292]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[292]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[291]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[291]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[290]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[290]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[289]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[289]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[288]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[288]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[287]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[287]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[286]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[286]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[285]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[285]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[284]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[284]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[283]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[283]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[282]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[282]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[281]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[281]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[280]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[280]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[279]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[279]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[278]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[278]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[277]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[277]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[276]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[276]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[275]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[275]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[274]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[274]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[273]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[273]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[272]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[272]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[271]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[271]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[270]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[270]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[269]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[269]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[268]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[268]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[267]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[267]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[266]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[266]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[265]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[265]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[264]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[264]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[263]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[263]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[262]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[262]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[261]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[261]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[260]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[260]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[259]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[259]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[258]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[258]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[257]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[257]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[256]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[256]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[255]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[255]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[254]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[254]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[253]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[253]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[252]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[252]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[251]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[251]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[250]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[250]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[249]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[249]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[248]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[248]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[247]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[247]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[246]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[246]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[245]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[245]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[244]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[244]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[243]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[243]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[242]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[242]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[241]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[241]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[240]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[240]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[239]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[239]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[238]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[238]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[237]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[237]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[236]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[236]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[235]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[235]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[234]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[234]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[233]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[233]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[232]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[232]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[231]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[231]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[230]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[230]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[229]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[229]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[228]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[228]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[227]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[227]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[226]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[226]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[225]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[225]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[224]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[224]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[223]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[223]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[222]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[222]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[221]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[221]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[220]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[220]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[219]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[219]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[218]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[218]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[217]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[217]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[216]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[216]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[215]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[215]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[214]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[214]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[213]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[213]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[212]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[212]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[211]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[211]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[210]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[210]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[209]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[209]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[208]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[208]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[207]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[207]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[206]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[206]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[205]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[205]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[204]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[204]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[203]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[203]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[202]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[202]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[201]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[201]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[200]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[200]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[199]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[199]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[198]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[198]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[197]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[197]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[196]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[196]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[195]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[195]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[194]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[194]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[193]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[193]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[192]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[192]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[191]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[191]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[190]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[190]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[189]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[189]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[188]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[188]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[187]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[187]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[186]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[186]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[185]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[185]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[184]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[184]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[183]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[183]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[182]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[182]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[181]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[181]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[180]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[180]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[179]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[179]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[178]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[178]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[177]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[177]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[176]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[176]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[175]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[175]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[174]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[174]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[173]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[173]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[172]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[172]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[171]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[171]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[170]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[170]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[169]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[169]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[168]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[168]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[167]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[167]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[166]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[166]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[165]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[165]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[164]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[164]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[163]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[163]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[162]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[162]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[161]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[161]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[160]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[160]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[159]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[159]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[158]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[158]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[157]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[157]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[156]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[156]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[155]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[155]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[154]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[154]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[153]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[153]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[152]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[152]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[151]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[151]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[150]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[150]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[149]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[149]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[148]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[148]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[147]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[147]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[146]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[146]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[145]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[145]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[144]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[144]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[143]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[143]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[142]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[142]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[141]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[141]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[140]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[140]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[139]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[139]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[138]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[138]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[137]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[137]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[136]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[136]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[135]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[135]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[134]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[134]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[133]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[133]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[132]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[132]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[131]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[131]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[130]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[130]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[129]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[129]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[128]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[128]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[127]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[127]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[126]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[126]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[125]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[125]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[124]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[124]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[123]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[123]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[122]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[122]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[121]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[121]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[120]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[120]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[119]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[119]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[118]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[118]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[117]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[117]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[116]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[116]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[115]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[115]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[114]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[114]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[113]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[113]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[112]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[112]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[111]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[111]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[110]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[110]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[109]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[109]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[108]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[107]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[106]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[105]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[104]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[103]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[102]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[101]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[100]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[99]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[98]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[97]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[96]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[95]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[94]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[93]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[92]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[91]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[90]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[89]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[88]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[87]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[86]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[85]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[84]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[83]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[82]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[81]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[80]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[79]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[78]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[77]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[76]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[75]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[74]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[73]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[72]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[71]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[70]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[69]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[68]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[67]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[66]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[65]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[64]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[63]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[62]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[61]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[60]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[59]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[58]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[57]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[56]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[55]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[54]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[53]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[52]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[51]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[50]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[49]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[48]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[47]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[46]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[45]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[44]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[43]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[42]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[41]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[40]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[39]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[38]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[37]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[36]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[35]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[34]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[33]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[32]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[31]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[30]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_stage_reg_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_stage_reg_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[127]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[127]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[126]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[126]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[125]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[125]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[124]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[124]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[123]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[123]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[122]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[122]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[121]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[121]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[120]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[120]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[119]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[119]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[118]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[118]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[117]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[117]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[116]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[116]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[115]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[115]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[114]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[114]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[113]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[113]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[112]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[112]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[111]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[111]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[110]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[110]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[109]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[109]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[108]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[107]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[106]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[105]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[104]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[103]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[102]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[101]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[100]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[99]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[98]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[97]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[96]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[95]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[94]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[93]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[92]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[91]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[90]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[89]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[88]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[87]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[86]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[85]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[84]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[83]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[82]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[81]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[80]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[79]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[78]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[77]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[76]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[75]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[74]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[73]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[72]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[71]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[70]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[69]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[68]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[67]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[66]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[65]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[64]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[63]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[62]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[61]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[60]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[59]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[58]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[57]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[56]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[55]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[54]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[53]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[52]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[51]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[50]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[49]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[48]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[47]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[46]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[45]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[44]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[43]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[42]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[41]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[40]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[39]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[38]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[37]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[36]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[35]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[34]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[33]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[32]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[31]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[30]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[29]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[28]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[27]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[26]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[25]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[24]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[23]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[22]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[21]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[20]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[19]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[18]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[17]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[16]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[15]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[14]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[13]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[12]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[11]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[10]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[9]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[8]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[7]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_result_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_result_o[0]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[6]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[5]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[4]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[3]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[2]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[1]}] -set_output_delay -clock CLK -max 0.6 [get_ports {cmt_trace_exc_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_trace_exc_o[0]}] +create_clock -name vclk -period 2.6 +set_clock_latency 0.3 [get_clocks {CLK}] +set_clock_latency 0.3 [get_clocks {vclk}] +set_input_delay -clock vclk -max 0.6 [get_ports reset_i] +set_input_delay -clock vclk -min 0.6 [get_ports reset_i] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[133]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[133]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[132]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[132]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[131]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[131]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[130]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[130]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[129]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[129]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[128]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[128]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[127]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[127]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[126]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[126]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[125]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[125]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[124]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[124]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[123]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[123]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[122]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[122]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[121]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[121]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[120]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[120]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[119]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[119]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[118]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[118]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[117]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[117]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[116]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[116]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[115]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[115]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[114]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[114]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[113]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[113]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[112]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[112]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[111]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[111]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[110]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[110]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[109]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[109]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[108]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[108]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[107]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[107]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[106]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[106]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[105]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[105]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[104]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[104]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[103]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[103]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[102]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[102]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[101]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[101]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[100]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[100]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[99]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[99]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[98]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[98]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[97]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[97]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[96]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[96]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[95]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[95]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[94]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[94]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[93]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[93]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[92]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[92]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[91]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[91]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[90]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[90]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[89]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[89]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[88]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[88]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[87]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[87]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[86]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[86]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[85]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[85]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[84]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[84]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[83]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[83]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[82]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[82]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[81]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[81]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[80]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[80]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[79]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[79]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[78]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[78]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[77]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[77]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[76]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[76]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[75]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[75]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[74]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[74]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[73]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[73]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[72]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[72]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[71]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[71]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[70]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[70]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[69]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[69]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[68]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[68]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[67]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[67]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[66]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[66]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[65]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[65]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[64]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[64]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[63]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[63]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[62]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[62]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[61]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[61]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[60]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[60]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[59]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[59]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[58]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[58]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[57]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[56]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[55]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[54]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[53]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[52]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[51]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[50]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[49]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[48]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[47]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[46]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[45]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[44]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[43]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[42]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[41]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[40]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[39]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[38]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[37]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[36]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[35]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[34]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[33]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[32]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[31]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[30]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[29]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[28]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[27]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[26]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[25]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[24]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[23]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[22]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[21]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[20]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[19]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[18]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[17]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[16]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[15]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[14]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[13]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[12]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[11]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[10]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[9]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[8]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[7]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[6]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[5]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[4]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[3]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[2]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[1]}] +set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {fe_queue_i[0]}] +set_input_delay -clock vclk -max 0.6 [get_ports fe_queue_v_i] +set_input_delay -clock vclk -min 0.6 [get_ports fe_queue_v_i] +set_input_delay -clock vclk -max 0.6 [get_ports fe_cmd_ready_i] +set_input_delay -clock vclk -min 0.6 [get_ports fe_cmd_ready_i] +set_input_delay -clock vclk -max 0.6 [get_ports lce_req_ready_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_req_ready_i] +set_input_delay -clock vclk -max 0.6 [get_ports lce_resp_ready_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_resp_ready_i] +set_input_delay -clock vclk -max 0.6 [get_ports lce_data_resp_ready_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_data_resp_ready_i] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[35]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[34]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[33]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[32]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[31]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[30]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[29]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[28]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[27]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[26]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[25]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[24]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[23]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[22]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[21]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[20]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[19]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[18]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[17]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[16]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[15]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[14]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[13]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[12]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[11]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[10]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[9]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[8]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[7]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[6]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[5]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[4]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[3]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[2]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[1]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_cmd_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_cmd_i[0]}] +set_input_delay -clock vclk -max 0.6 [get_ports lce_cmd_v_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_cmd_v_i] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[539]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[539]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[538]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[538]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[537]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[537]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[536]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[536]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[535]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[535]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[534]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[534]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[533]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[533]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[532]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[532]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[531]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[531]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[530]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[530]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[529]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[529]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[528]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[528]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[527]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[527]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[526]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[526]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[525]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[525]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[524]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[524]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[523]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[523]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[522]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[522]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[521]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[521]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[520]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[520]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[519]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[519]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[518]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[518]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[517]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[517]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[516]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[516]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[515]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[515]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[514]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[514]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[513]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[513]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[512]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[512]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[511]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[511]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[510]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[510]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[509]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[509]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[508]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[508]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[507]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[507]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[506]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[506]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[505]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[505]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[504]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[504]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[503]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[503]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[502]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[502]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[501]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[501]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[500]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[500]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[499]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[499]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[498]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[498]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[497]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[497]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[496]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[496]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[495]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[495]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[494]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[494]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[493]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[493]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[492]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[492]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[491]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[491]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[490]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[490]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[489]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[489]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[488]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[488]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[487]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[487]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[486]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[486]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[485]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[485]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[484]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[484]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[483]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[483]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[482]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[482]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[481]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[481]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[480]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[480]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[479]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[479]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[478]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[478]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[477]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[477]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[476]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[476]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[475]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[475]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[474]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[474]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[473]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[473]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[472]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[472]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[471]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[471]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[470]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[470]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[469]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[469]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[468]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[468]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[467]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[467]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[466]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[466]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[465]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[465]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[464]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[464]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[463]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[463]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[462]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[462]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[461]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[461]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[460]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[460]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[459]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[459]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[458]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[458]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[457]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[457]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[456]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[456]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[455]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[455]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[454]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[454]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[453]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[453]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[452]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[452]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[451]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[451]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[450]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[450]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[449]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[449]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[448]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[448]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[447]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[447]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[446]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[446]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[445]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[445]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[444]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[444]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[443]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[443]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[442]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[442]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[441]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[441]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[440]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[440]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[439]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[439]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[438]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[438]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[437]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[437]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[436]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[436]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[435]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[435]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[434]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[434]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[433]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[433]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[432]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[432]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[431]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[431]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[430]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[430]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[429]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[429]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[428]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[428]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[427]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[427]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[426]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[426]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[425]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[425]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[424]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[424]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[423]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[423]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[422]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[422]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[421]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[421]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[420]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[420]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[419]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[419]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[418]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[418]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[417]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[417]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[416]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[416]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[415]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[415]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[414]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[414]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[413]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[413]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[412]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[412]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[411]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[411]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[410]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[410]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[409]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[409]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[408]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[408]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[407]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[407]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[406]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[406]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[405]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[405]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[404]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[404]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[403]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[403]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[402]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[402]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[401]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[401]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[400]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[400]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[399]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[399]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[398]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[398]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[397]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[397]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[396]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[396]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[395]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[395]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[394]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[394]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[393]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[393]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[392]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[392]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[391]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[391]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[390]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[390]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[389]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[389]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[388]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[388]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[387]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[387]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[386]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[386]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[385]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[385]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[384]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[384]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[383]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[383]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[382]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[382]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[381]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[381]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[380]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[380]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[379]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[379]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[378]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[378]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[377]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[377]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[376]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[376]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[375]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[375]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[374]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[374]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[373]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[373]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[372]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[372]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[371]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[371]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[370]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[370]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[369]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[369]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[368]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[368]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[367]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[367]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[366]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[366]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[365]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[365]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[364]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[364]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[363]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[363]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[362]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[362]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[361]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[361]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[360]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[360]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[359]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[359]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[358]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[358]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[357]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[357]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[356]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[356]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[355]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[355]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[354]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[354]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[353]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[353]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[352]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[352]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[351]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[351]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[350]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[350]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[349]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[349]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[348]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[348]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[347]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[347]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[346]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[346]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[345]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[345]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[344]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[344]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[343]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[343]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[342]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[342]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[341]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[341]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[340]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[340]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[339]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[339]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[338]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[338]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[337]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[337]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[336]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[336]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[335]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[335]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[334]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[334]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[333]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[333]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[332]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[332]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[331]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[331]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[330]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[330]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[329]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[329]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[328]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[328]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[327]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[327]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[326]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[326]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[325]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[325]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[324]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[324]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[323]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[323]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[322]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[322]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[321]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[321]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[320]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[320]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[319]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[319]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[318]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[318]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[317]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[317]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[316]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[316]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[315]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[315]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[314]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[314]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[313]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[313]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[312]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[312]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[311]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[311]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[310]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[310]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[309]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[309]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[308]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[308]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[307]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[307]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[306]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[306]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[305]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[305]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[304]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[304]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[303]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[303]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[302]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[302]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[301]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[301]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[300]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[300]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[299]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[299]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[298]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[298]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[297]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[297]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[296]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[296]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[295]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[295]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[294]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[294]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[293]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[293]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[292]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[292]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[291]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[291]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[290]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[290]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[289]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[289]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[288]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[288]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[287]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[287]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[286]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[286]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[285]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[285]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[284]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[284]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[283]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[283]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[282]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[282]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[281]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[281]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[280]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[280]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[279]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[279]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[278]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[278]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[277]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[277]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[276]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[276]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[275]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[275]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[274]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[274]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[273]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[273]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[272]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[272]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[271]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[271]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[270]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[270]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[269]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[269]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[268]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[268]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[267]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[267]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[266]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[266]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[265]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[265]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[264]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[264]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[263]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[263]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[262]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[262]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[261]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[261]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[260]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[260]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[259]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[259]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[258]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[258]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[257]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[257]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[256]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[256]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[255]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[255]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[254]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[254]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[253]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[253]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[252]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[252]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[251]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[251]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[250]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[250]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[249]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[249]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[248]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[248]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[247]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[247]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[246]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[246]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[245]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[245]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[244]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[244]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[243]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[243]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[242]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[242]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[241]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[241]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[240]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[240]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[239]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[239]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[238]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[238]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[237]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[237]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[236]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[236]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[235]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[235]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[234]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[234]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[233]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[233]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[232]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[232]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[231]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[231]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[230]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[230]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[229]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[229]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[228]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[228]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[227]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[227]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[226]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[226]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[225]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[225]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[224]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[224]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[223]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[223]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[222]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[222]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[221]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[221]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[220]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[220]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[219]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[219]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[218]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[218]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[217]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[217]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[216]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[216]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[215]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[215]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[214]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[214]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[213]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[213]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[212]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[212]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[211]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[211]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[210]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[210]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[209]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[209]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[208]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[208]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[207]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[207]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[206]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[206]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[205]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[205]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[204]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[204]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[203]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[203]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[202]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[202]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[201]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[201]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[200]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[200]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[199]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[199]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[198]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[198]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[197]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[197]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[196]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[196]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[195]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[195]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[194]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[194]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[193]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[193]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[192]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[192]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[191]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[191]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[190]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[190]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[189]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[189]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[188]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[188]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[187]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[187]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[186]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[186]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[185]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[185]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[184]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[184]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[183]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[183]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[182]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[182]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[181]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[181]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[180]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[180]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[179]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[179]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[178]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[178]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[177]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[177]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[176]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[176]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[175]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[175]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[174]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[174]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[173]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[173]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[172]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[172]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[171]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[171]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[170]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[170]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[169]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[169]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[168]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[168]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[167]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[167]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[166]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[166]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[165]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[165]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[164]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[164]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[163]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[163]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[162]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[162]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[161]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[161]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[160]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[160]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[159]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[159]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[158]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[158]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[157]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[157]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[156]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[156]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[155]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[155]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[154]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[154]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[153]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[153]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[152]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[152]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[151]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[151]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[150]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[150]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[149]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[149]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[148]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[148]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[147]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[147]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[146]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[146]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[145]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[145]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[144]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[144]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[143]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[143]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[142]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[142]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[141]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[141]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[140]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[140]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[139]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[139]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[138]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[138]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[137]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[137]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[136]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[136]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[135]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[135]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[134]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[134]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[133]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[133]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[132]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[132]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[131]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[131]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[130]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[130]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[129]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[129]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[128]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[128]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[127]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[127]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[126]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[126]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[125]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[125]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[124]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[124]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[123]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[123]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[122]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[122]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[121]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[121]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[120]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[120]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[119]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[119]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[118]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[118]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[117]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[117]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[116]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[116]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[115]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[115]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[114]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[114]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[113]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[113]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[112]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[112]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[111]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[111]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[110]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[110]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[109]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[109]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[108]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[108]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[107]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[107]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[106]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[106]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[105]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[105]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[104]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[104]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[103]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[103]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[102]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[102]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[101]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[101]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[100]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[100]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[99]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[99]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[98]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[98]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[97]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[97]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[96]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[96]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[95]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[95]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[94]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[94]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[93]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[93]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[92]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[92]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[91]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[91]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[90]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[90]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[89]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[89]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[88]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[88]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[87]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[87]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[86]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[86]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[85]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[85]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[84]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[84]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[83]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[83]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[82]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[82]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[81]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[81]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[80]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[80]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[79]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[79]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[78]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[78]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[77]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[77]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[76]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[76]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[75]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[75]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[74]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[74]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[73]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[73]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[72]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[72]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[71]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[71]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[70]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[70]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[69]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[69]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[68]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[68]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[67]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[67]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[66]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[66]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[65]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[65]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[64]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[64]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[63]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[63]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[62]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[62]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[61]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[61]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[60]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[60]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[59]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[59]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[58]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[58]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[57]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[56]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[55]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[54]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[53]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[52]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[51]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[50]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[49]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[48]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[47]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[46]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[45]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[44]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[43]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[42]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[41]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[40]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[39]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[38]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[37]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[36]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[35]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[34]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[33]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[32]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[31]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[30]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[29]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[28]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[27]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[26]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[25]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[24]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[23]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[22]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[21]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[20]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[19]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[18]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[17]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[16]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[15]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[14]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[13]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[12]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[11]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[10]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[9]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[8]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[7]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[6]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[5]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[4]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[3]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[2]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[1]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_data_cmd_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_data_cmd_i[0]}] +set_input_delay -clock vclk -max 0.6 [get_ports lce_data_cmd_v_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_data_cmd_v_i] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[538]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[538]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[537]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[537]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[536]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[536]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[535]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[535]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[534]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[534]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[533]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[533]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[532]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[532]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[531]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[531]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[530]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[530]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[529]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[529]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[528]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[528]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[527]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[527]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[526]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[526]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[525]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[525]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[524]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[524]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[523]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[523]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[522]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[522]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[521]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[521]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[520]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[520]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[519]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[519]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[518]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[518]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[517]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[517]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[516]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[516]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[515]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[515]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[514]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[514]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[513]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[513]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[512]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[512]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[511]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[511]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[510]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[510]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[509]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[509]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[508]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[508]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[507]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[507]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[506]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[506]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[505]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[505]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[504]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[504]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[503]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[503]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[502]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[502]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[501]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[501]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[500]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[500]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[499]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[499]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[498]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[498]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[497]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[497]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[496]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[496]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[495]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[495]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[494]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[494]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[493]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[493]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[492]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[492]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[491]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[491]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[490]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[490]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[489]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[489]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[488]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[488]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[487]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[487]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[486]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[486]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[485]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[485]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[484]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[484]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[483]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[483]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[482]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[482]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[481]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[481]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[480]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[480]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[479]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[479]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[478]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[478]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[477]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[477]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[476]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[476]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[475]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[475]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[474]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[474]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[473]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[473]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[472]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[472]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[471]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[471]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[470]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[470]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[469]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[469]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[468]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[468]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[467]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[467]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[466]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[466]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[465]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[465]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[464]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[464]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[463]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[463]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[462]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[462]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[461]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[461]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[460]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[460]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[459]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[459]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[458]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[458]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[457]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[457]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[456]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[456]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[455]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[455]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[454]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[454]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[453]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[453]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[452]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[452]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[451]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[451]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[450]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[450]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[449]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[449]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[448]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[448]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[447]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[447]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[446]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[446]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[445]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[445]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[444]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[444]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[443]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[443]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[442]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[442]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[441]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[441]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[440]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[440]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[439]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[439]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[438]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[438]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[437]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[437]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[436]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[436]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[435]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[435]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[434]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[434]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[433]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[433]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[432]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[432]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[431]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[431]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[430]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[430]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[429]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[429]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[428]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[428]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[427]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[427]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[426]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[426]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[425]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[425]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[424]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[424]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[423]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[423]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[422]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[422]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[421]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[421]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[420]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[420]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[419]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[419]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[418]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[418]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[417]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[417]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[416]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[416]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[415]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[415]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[414]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[414]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[413]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[413]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[412]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[412]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[411]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[411]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[410]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[410]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[409]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[409]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[408]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[408]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[407]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[407]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[406]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[406]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[405]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[405]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[404]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[404]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[403]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[403]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[402]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[402]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[401]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[401]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[400]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[400]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[399]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[399]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[398]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[398]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[397]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[397]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[396]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[396]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[395]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[395]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[394]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[394]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[393]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[393]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[392]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[392]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[391]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[391]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[390]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[390]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[389]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[389]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[388]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[388]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[387]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[387]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[386]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[386]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[385]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[385]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[384]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[384]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[383]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[383]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[382]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[382]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[381]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[381]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[380]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[380]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[379]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[379]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[378]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[378]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[377]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[377]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[376]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[376]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[375]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[375]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[374]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[374]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[373]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[373]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[372]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[372]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[371]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[371]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[370]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[370]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[369]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[369]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[368]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[368]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[367]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[367]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[366]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[366]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[365]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[365]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[364]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[364]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[363]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[363]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[362]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[362]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[361]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[361]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[360]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[360]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[359]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[359]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[358]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[358]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[357]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[357]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[356]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[356]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[355]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[355]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[354]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[354]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[353]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[353]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[352]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[352]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[351]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[351]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[350]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[350]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[349]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[349]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[348]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[348]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[347]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[347]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[346]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[346]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[345]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[345]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[344]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[344]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[343]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[343]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[342]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[342]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[341]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[341]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[340]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[340]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[339]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[339]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[338]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[338]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[337]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[337]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[336]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[336]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[335]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[335]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[334]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[334]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[333]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[333]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[332]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[332]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[331]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[331]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[330]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[330]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[329]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[329]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[328]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[328]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[327]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[327]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[326]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[326]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[325]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[325]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[324]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[324]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[323]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[323]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[322]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[322]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[321]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[321]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[320]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[320]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[319]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[319]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[318]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[318]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[317]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[317]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[316]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[316]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[315]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[315]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[314]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[314]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[313]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[313]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[312]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[312]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[311]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[311]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[310]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[310]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[309]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[309]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[308]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[308]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[307]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[307]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[306]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[306]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[305]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[305]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[304]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[304]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[303]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[303]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[302]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[302]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[301]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[301]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[300]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[300]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[299]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[299]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[298]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[298]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[297]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[297]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[296]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[296]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[295]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[295]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[294]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[294]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[293]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[293]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[292]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[292]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[291]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[291]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[290]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[290]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[289]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[289]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[288]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[288]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[287]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[287]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[286]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[286]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[285]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[285]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[284]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[284]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[283]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[283]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[282]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[282]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[281]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[281]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[280]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[280]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[279]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[279]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[278]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[278]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[277]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[277]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[276]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[276]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[275]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[275]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[274]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[274]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[273]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[273]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[272]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[272]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[271]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[271]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[270]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[270]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[269]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[269]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[268]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[268]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[267]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[267]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[266]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[266]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[265]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[265]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[264]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[264]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[263]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[263]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[262]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[262]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[261]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[261]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[260]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[260]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[259]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[259]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[258]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[258]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[257]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[257]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[256]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[256]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[255]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[255]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[254]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[254]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[253]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[253]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[252]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[252]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[251]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[251]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[250]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[250]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[249]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[249]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[248]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[248]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[247]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[247]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[246]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[246]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[245]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[245]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[244]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[244]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[243]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[243]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[242]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[242]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[241]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[241]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[240]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[240]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[239]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[239]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[238]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[238]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[237]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[237]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[236]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[236]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[235]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[235]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[234]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[234]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[233]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[233]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[232]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[232]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[231]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[231]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[230]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[230]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[229]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[229]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[228]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[228]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[227]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[227]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[226]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[226]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[225]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[225]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[224]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[224]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[223]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[223]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[222]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[222]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[221]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[221]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[220]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[220]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[219]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[219]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[218]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[218]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[217]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[217]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[216]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[216]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[215]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[215]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[214]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[214]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[213]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[213]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[212]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[212]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[211]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[211]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[210]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[210]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[209]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[209]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[208]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[208]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[207]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[207]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[206]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[206]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[205]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[205]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[204]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[204]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[203]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[203]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[202]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[202]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[201]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[201]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[200]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[200]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[199]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[199]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[198]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[198]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[197]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[197]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[196]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[196]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[195]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[195]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[194]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[194]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[193]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[193]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[192]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[192]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[191]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[191]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[190]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[190]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[189]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[189]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[188]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[188]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[187]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[187]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[186]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[186]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[185]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[185]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[184]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[184]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[183]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[183]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[182]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[182]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[181]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[181]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[180]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[180]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[179]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[179]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[178]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[178]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[177]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[177]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[176]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[176]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[175]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[175]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[174]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[174]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[173]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[173]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[172]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[172]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[171]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[171]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[170]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[170]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[169]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[169]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[168]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[168]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[167]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[167]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[166]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[166]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[165]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[165]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[164]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[164]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[163]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[163]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[162]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[162]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[161]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[161]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[160]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[160]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[159]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[159]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[158]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[158]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[157]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[157]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[156]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[156]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[155]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[155]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[154]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[154]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[153]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[153]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[152]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[152]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[151]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[151]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[150]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[150]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[149]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[149]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[148]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[148]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[147]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[147]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[146]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[146]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[145]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[145]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[144]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[144]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[143]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[143]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[142]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[142]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[141]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[141]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[140]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[140]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[139]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[139]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[138]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[138]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[137]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[137]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[136]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[136]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[135]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[135]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[134]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[134]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[133]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[133]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[132]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[132]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[131]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[131]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[130]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[130]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[129]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[129]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[128]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[128]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[127]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[127]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[126]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[126]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[125]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[125]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[124]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[124]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[123]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[123]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[122]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[122]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[121]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[121]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[120]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[120]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[119]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[119]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[118]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[118]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[117]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[117]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[116]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[116]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[115]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[115]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[114]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[114]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[113]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[113]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[112]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[112]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[111]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[111]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[110]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[110]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[109]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[109]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[108]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[108]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[107]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[107]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[106]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[106]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[105]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[105]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[104]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[104]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[103]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[103]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[102]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[102]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[101]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[101]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[100]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[100]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[99]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[99]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[98]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[98]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[97]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[97]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[96]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[96]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[95]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[95]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[94]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[94]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[93]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[93]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[92]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[92]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[91]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[91]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[90]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[90]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[89]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[89]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[88]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[88]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[87]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[87]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[86]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[86]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[85]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[85]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[84]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[84]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[83]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[83]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[82]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[82]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[81]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[81]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[80]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[80]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[79]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[79]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[78]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[78]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[77]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[77]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[76]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[76]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[75]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[75]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[74]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[74]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[73]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[73]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[72]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[72]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[71]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[71]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[70]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[70]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[69]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[69]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[68]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[68]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[67]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[67]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[66]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[66]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[65]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[65]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[64]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[64]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[63]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[63]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[62]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[62]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[61]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[61]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[60]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[60]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[59]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[59]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[58]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[58]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[57]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[56]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[55]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[54]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[53]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[52]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[51]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[50]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[49]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[48]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[47]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[46]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[45]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[44]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[43]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[42]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[41]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[40]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[39]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[38]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[37]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[36]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[35]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[34]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[33]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[32]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[31]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[30]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[29]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[28]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[27]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[26]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[25]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[24]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[23]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[22]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[21]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[20]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[19]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[18]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[17]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[16]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[15]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[14]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[13]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[12]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[11]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[10]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[9]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[8]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[7]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[6]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[5]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[4]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[3]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[2]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[1]}] +set_input_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_i[0]}] +set_input_delay -clock vclk -max 0.6 [get_ports lce_tr_resp_v_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_tr_resp_v_i] +set_input_delay -clock vclk -max 0.6 [get_ports lce_tr_resp_ready_i] +set_input_delay -clock vclk -min 0.6 [get_ports lce_tr_resp_ready_i] +set_input_delay -clock vclk -max 0.6 [get_ports {proc_cfg_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {proc_cfg_i[2]}] +set_input_delay -clock vclk -max 0.6 [get_ports {proc_cfg_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {proc_cfg_i[1]}] +set_input_delay -clock vclk -max 0.6 [get_ports {proc_cfg_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {proc_cfg_i[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports fe_queue_ready_o] +set_output_delay -clock vclk -min 0.6 [get_ports fe_queue_ready_o] +set_output_delay -clock vclk -max 0.6 [get_ports fe_queue_clr_o] +set_output_delay -clock vclk -min 0.6 [get_ports fe_queue_clr_o] +set_output_delay -clock vclk -max 0.6 [get_ports fe_queue_dequeue_o] +set_output_delay -clock vclk -min 0.6 [get_ports fe_queue_dequeue_o] +set_output_delay -clock vclk -max 0.6 [get_ports fe_queue_rollback_o] +set_output_delay -clock vclk -min 0.6 [get_ports fe_queue_rollback_o] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[108]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[107]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[106]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[105]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[104]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[103]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[102]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[101]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[100]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[99]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[98]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[97]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[96]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[95]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[94]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[93]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[92]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[91]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[90]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[89]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[88]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[87]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[86]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[85]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[84]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[83]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[82]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[81]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[80]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[79]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[78]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[77]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[76]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[75]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[74]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[73]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[72]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[71]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[70]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[69]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[68]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[67]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[66]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[65]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[64]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[63]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[62]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[61]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[60]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[59]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[58]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[57]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[56]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[55]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[54]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[53]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[52]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[51]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[50]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[49]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[48]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[47]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[46]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[45]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[44]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[43]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[42]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[41]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[40]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[39]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[38]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[37]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[36]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[35]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[34]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[33]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[32]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[31]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[30]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {fe_cmd_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {fe_cmd_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports fe_cmd_v_o] +set_output_delay -clock vclk -min 0.6 [get_ports fe_cmd_v_o] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_req_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_req_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports lce_req_v_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_req_v_o] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_resp_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_resp_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports lce_resp_v_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_resp_v_o] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[536]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[536]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[535]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[535]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[534]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[534]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[533]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[533]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[532]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[532]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[531]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[531]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[530]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[530]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[529]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[529]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[528]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[528]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[527]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[527]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[526]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[526]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[525]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[525]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[524]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[524]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[523]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[523]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[522]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[522]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[521]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[521]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[520]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[520]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[519]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[519]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[518]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[518]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[517]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[517]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[516]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[516]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[515]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[515]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[514]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[514]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[513]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[513]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[512]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[512]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[511]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[511]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[510]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[510]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[509]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[509]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[508]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[508]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[507]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[507]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[506]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[506]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[505]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[505]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[504]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[504]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[503]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[503]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[502]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[502]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[501]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[501]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[500]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[500]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[499]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[499]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[498]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[498]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[497]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[497]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[496]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[496]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[495]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[495]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[494]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[494]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[493]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[493]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[492]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[492]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[491]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[491]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[490]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[490]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[489]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[489]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[488]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[488]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[487]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[487]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[486]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[486]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[485]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[485]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[484]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[484]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[483]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[483]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[482]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[482]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[481]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[481]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[480]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[480]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[479]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[479]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[478]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[478]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[477]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[477]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[476]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[476]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[475]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[475]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[474]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[474]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[473]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[473]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[472]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[472]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[471]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[471]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[470]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[470]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[469]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[469]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[468]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[468]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[467]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[467]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[466]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[466]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[465]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[465]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[464]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[464]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[463]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[463]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[462]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[462]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[461]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[461]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[460]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[460]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[459]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[459]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[458]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[458]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[457]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[457]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[456]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[456]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[455]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[455]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[454]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[454]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[453]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[453]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[452]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[452]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[451]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[451]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[450]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[450]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[449]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[449]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[448]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[448]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[447]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[447]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[446]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[446]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[445]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[445]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[444]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[444]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[443]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[443]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[442]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[442]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[441]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[441]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[440]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[440]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[439]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[439]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[438]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[438]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[437]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[437]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[436]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[436]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[435]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[435]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[434]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[434]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[433]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[433]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[432]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[432]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[431]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[431]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[430]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[430]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[429]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[429]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[428]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[428]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[427]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[427]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[426]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[426]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[425]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[425]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[424]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[424]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[423]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[423]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[422]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[422]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[421]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[421]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[420]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[420]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[419]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[419]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[418]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[418]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[417]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[417]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[416]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[416]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[415]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[415]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[414]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[414]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[413]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[413]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[412]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[412]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[411]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[411]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[410]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[410]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[409]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[409]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[408]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[408]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[407]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[407]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[406]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[406]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[405]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[405]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[404]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[404]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[403]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[403]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[402]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[402]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[401]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[401]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[400]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[400]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[399]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[399]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[398]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[398]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[397]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[397]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[396]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[396]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[395]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[395]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[394]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[394]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[393]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[393]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[392]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[392]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[391]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[391]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[390]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[390]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[389]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[389]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[388]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[388]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[387]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[387]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[386]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[386]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[385]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[385]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[384]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[384]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[383]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[383]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[382]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[382]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[381]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[381]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[380]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[380]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[379]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[379]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[378]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[378]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[377]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[377]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[376]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[376]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[375]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[375]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[374]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[374]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[373]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[373]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[372]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[372]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[371]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[371]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[370]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[370]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[369]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[369]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[368]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[368]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[367]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[367]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[366]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[366]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[365]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[365]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[364]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[364]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[363]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[363]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[362]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[362]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[361]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[361]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[360]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[360]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[359]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[359]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[358]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[358]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[357]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[357]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[356]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[356]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[355]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[355]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[354]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[354]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[353]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[353]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[352]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[352]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[351]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[351]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[350]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[350]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[349]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[349]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[348]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[348]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[347]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[347]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[346]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[346]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[345]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[345]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[344]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[344]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[343]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[343]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[342]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[342]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[341]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[341]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[340]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[340]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[339]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[339]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[338]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[338]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[337]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[337]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[336]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[336]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[335]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[335]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[334]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[334]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[333]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[333]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[332]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[332]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[331]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[331]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[330]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[330]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[329]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[329]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[328]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[328]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[327]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[327]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[326]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[326]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[325]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[325]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[324]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[324]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[323]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[323]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[322]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[322]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[321]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[321]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[320]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[320]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[319]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[319]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[318]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[318]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[317]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[317]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[316]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[316]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[315]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[315]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[314]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[314]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[313]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[313]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[312]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[312]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[311]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[311]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[310]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[310]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[309]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[309]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[308]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[308]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[307]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[307]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[306]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[306]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[305]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[305]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[304]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[304]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[303]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[303]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[302]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[302]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[301]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[301]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[300]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[300]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[299]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[299]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[298]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[298]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[297]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[297]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[296]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[296]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[295]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[295]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[294]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[294]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[293]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[293]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[292]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[292]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[291]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[291]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[290]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[290]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[289]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[289]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[288]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[288]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[287]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[287]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[286]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[286]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[285]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[285]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[284]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[284]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[283]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[283]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[282]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[282]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[281]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[281]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[280]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[280]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[279]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[279]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[278]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[278]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[277]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[277]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[276]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[276]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[275]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[275]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[274]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[274]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[273]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[273]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[272]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[272]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[271]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[271]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[270]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[270]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[269]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[269]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[268]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[268]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[267]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[267]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[266]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[266]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[265]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[265]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[264]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[264]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[263]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[263]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[262]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[262]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[261]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[261]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[260]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[260]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[259]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[259]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[258]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[258]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[257]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[257]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[256]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[256]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[255]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[255]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[254]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[254]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[253]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[253]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[252]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[252]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[251]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[251]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[250]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[250]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[249]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[249]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[248]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[248]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[247]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[247]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[246]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[246]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[245]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[245]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[244]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[244]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[243]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[243]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[242]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[242]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[241]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[241]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[240]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[240]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[239]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[239]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[238]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[238]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[237]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[237]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[236]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[236]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[235]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[235]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[234]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[234]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[233]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[233]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[232]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[232]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[231]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[231]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[230]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[230]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[229]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[229]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[228]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[228]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[227]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[227]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[226]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[226]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[225]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[225]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[224]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[224]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[223]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[223]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[222]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[222]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[221]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[221]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[220]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[220]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[219]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[219]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[218]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[218]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[217]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[217]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[216]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[216]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[215]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[215]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[214]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[214]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[213]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[213]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[212]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[212]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[211]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[211]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[210]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[210]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[209]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[209]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[208]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[208]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[207]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[207]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[206]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[206]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[205]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[205]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[204]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[204]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[203]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[203]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[202]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[202]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[201]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[201]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[200]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[200]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[199]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[199]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[198]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[198]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[197]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[197]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[196]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[196]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[195]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[195]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[194]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[194]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[193]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[193]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[192]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[192]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[191]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[191]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[190]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[190]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[189]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[189]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[188]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[188]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[187]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[187]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[186]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[186]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[185]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[185]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[184]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[184]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[183]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[183]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[182]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[182]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[181]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[181]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[180]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[180]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[179]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[179]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[178]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[178]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[177]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[177]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[176]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[176]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[175]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[175]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[174]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[174]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[173]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[173]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[172]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[172]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[171]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[171]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[170]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[170]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[169]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[169]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[168]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[168]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[167]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[167]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[166]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[166]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[165]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[165]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[164]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[164]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[163]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[163]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[162]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[162]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[161]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[161]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[160]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[160]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[159]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[159]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[158]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[158]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[157]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[157]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[156]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[156]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[155]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[155]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[154]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[154]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[153]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[153]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[152]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[152]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[151]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[151]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[150]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[150]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[149]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[149]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[148]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[148]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[147]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[147]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[146]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[146]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[145]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[145]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[144]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[144]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[143]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[143]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[142]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[142]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[141]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[141]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[140]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[140]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[139]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[139]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[138]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[138]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[137]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[137]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[136]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[136]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[135]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[135]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[134]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[134]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[133]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[133]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[132]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[132]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[131]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[131]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[130]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[130]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[129]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[129]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[128]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[128]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[127]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[127]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[126]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[126]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[125]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[125]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[124]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[124]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[123]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[123]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[122]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[122]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[121]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[121]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[120]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[120]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[119]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[119]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[118]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[118]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[117]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[117]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[116]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[116]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[115]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[115]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[114]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[114]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[113]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[113]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[112]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[112]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[111]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[111]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[110]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[110]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[109]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[109]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[108]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[107]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[106]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[105]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[104]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[103]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[102]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[101]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[100]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[99]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[98]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[97]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[96]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[95]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[94]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[93]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[92]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[91]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[90]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[89]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[88]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[87]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[86]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[85]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[84]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[83]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[82]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[81]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[80]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[79]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[78]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[77]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[76]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[75]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[74]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[73]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[72]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[71]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[70]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[69]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[68]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[67]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[66]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[65]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[64]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[63]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[62]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[61]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[60]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[59]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[58]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[57]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[56]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[55]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[54]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[53]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[52]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[51]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[50]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[49]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[48]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[47]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[46]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[45]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[44]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[43]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[42]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[41]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[40]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[39]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[38]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[37]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[36]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[35]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[34]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[33]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[32]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[31]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[30]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_data_resp_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_data_resp_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports lce_data_resp_v_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_data_resp_v_o] +set_output_delay -clock vclk -max 0.6 [get_ports lce_cmd_ready_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_cmd_ready_o] +set_output_delay -clock vclk -max 0.6 [get_ports lce_data_cmd_ready_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_data_cmd_ready_o] +set_output_delay -clock vclk -max 0.6 [get_ports lce_tr_resp_ready_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_tr_resp_ready_o] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[538]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[538]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[537]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[537]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[536]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[536]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[535]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[535]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[534]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[534]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[533]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[533]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[532]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[532]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[531]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[531]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[530]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[530]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[529]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[529]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[528]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[528]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[527]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[527]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[526]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[526]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[525]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[525]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[524]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[524]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[523]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[523]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[522]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[522]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[521]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[521]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[520]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[520]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[519]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[519]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[518]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[518]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[517]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[517]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[516]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[516]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[515]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[515]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[514]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[514]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[513]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[513]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[512]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[512]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[511]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[511]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[510]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[510]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[509]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[509]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[508]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[508]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[507]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[507]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[506]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[506]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[505]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[505]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[504]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[504]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[503]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[503]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[502]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[502]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[501]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[501]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[500]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[500]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[499]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[499]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[498]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[498]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[497]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[497]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[496]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[496]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[495]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[495]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[494]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[494]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[493]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[493]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[492]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[492]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[491]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[491]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[490]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[490]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[489]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[489]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[488]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[488]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[487]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[487]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[486]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[486]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[485]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[485]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[484]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[484]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[483]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[483]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[482]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[482]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[481]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[481]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[480]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[480]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[479]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[479]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[478]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[478]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[477]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[477]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[476]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[476]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[475]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[475]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[474]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[474]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[473]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[473]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[472]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[472]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[471]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[471]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[470]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[470]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[469]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[469]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[468]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[468]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[467]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[467]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[466]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[466]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[465]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[465]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[464]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[464]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[463]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[463]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[462]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[462]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[461]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[461]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[460]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[460]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[459]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[459]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[458]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[458]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[457]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[457]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[456]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[456]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[455]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[455]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[454]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[454]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[453]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[453]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[452]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[452]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[451]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[451]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[450]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[450]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[449]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[449]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[448]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[448]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[447]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[447]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[446]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[446]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[445]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[445]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[444]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[444]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[443]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[443]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[442]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[442]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[441]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[441]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[440]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[440]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[439]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[439]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[438]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[438]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[437]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[437]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[436]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[436]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[435]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[435]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[434]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[434]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[433]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[433]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[432]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[432]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[431]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[431]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[430]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[430]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[429]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[429]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[428]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[428]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[427]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[427]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[426]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[426]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[425]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[425]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[424]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[424]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[423]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[423]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[422]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[422]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[421]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[421]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[420]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[420]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[419]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[419]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[418]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[418]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[417]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[417]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[416]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[416]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[415]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[415]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[414]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[414]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[413]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[413]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[412]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[412]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[411]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[411]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[410]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[410]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[409]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[409]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[408]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[408]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[407]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[407]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[406]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[406]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[405]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[405]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[404]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[404]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[403]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[403]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[402]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[402]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[401]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[401]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[400]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[400]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[399]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[399]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[398]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[398]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[397]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[397]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[396]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[396]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[395]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[395]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[394]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[394]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[393]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[393]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[392]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[392]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[391]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[391]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[390]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[390]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[389]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[389]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[388]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[388]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[387]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[387]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[386]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[386]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[385]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[385]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[384]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[384]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[383]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[383]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[382]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[382]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[381]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[381]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[380]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[380]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[379]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[379]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[378]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[378]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[377]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[377]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[376]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[376]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[375]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[375]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[374]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[374]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[373]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[373]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[372]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[372]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[371]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[371]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[370]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[370]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[369]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[369]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[368]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[368]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[367]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[367]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[366]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[366]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[365]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[365]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[364]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[364]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[363]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[363]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[362]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[362]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[361]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[361]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[360]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[360]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[359]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[359]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[358]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[358]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[357]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[357]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[356]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[356]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[355]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[355]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[354]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[354]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[353]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[353]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[352]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[352]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[351]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[351]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[350]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[350]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[349]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[349]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[348]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[348]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[347]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[347]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[346]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[346]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[345]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[345]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[344]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[344]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[343]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[343]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[342]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[342]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[341]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[341]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[340]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[340]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[339]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[339]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[338]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[338]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[337]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[337]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[336]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[336]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[335]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[335]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[334]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[334]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[333]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[333]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[332]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[332]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[331]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[331]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[330]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[330]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[329]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[329]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[328]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[328]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[327]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[327]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[326]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[326]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[325]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[325]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[324]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[324]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[323]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[323]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[322]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[322]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[321]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[321]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[320]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[320]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[319]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[319]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[318]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[318]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[317]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[317]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[316]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[316]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[315]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[315]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[314]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[314]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[313]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[313]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[312]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[312]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[311]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[311]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[310]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[310]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[309]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[309]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[308]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[308]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[307]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[307]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[306]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[306]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[305]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[305]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[304]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[304]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[303]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[303]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[302]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[302]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[301]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[301]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[300]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[300]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[299]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[299]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[298]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[298]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[297]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[297]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[296]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[296]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[295]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[295]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[294]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[294]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[293]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[293]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[292]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[292]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[291]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[291]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[290]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[290]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[289]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[289]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[288]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[288]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[287]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[287]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[286]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[286]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[285]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[285]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[284]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[284]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[283]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[283]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[282]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[282]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[281]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[281]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[280]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[280]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[279]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[279]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[278]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[278]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[277]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[277]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[276]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[276]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[275]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[275]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[274]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[274]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[273]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[273]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[272]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[272]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[271]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[271]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[270]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[270]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[269]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[269]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[268]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[268]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[267]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[267]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[266]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[266]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[265]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[265]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[264]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[264]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[263]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[263]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[262]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[262]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[261]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[261]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[260]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[260]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[259]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[259]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[258]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[258]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[257]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[257]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[256]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[256]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[255]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[255]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[254]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[254]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[253]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[253]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[252]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[252]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[251]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[251]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[250]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[250]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[249]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[249]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[248]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[248]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[247]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[247]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[246]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[246]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[245]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[245]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[244]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[244]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[243]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[243]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[242]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[242]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[241]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[241]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[240]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[240]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[239]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[239]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[238]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[238]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[237]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[237]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[236]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[236]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[235]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[235]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[234]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[234]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[233]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[233]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[232]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[232]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[231]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[231]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[230]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[230]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[229]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[229]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[228]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[228]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[227]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[227]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[226]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[226]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[225]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[225]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[224]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[224]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[223]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[223]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[222]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[222]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[221]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[221]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[220]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[220]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[219]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[219]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[218]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[218]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[217]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[217]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[216]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[216]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[215]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[215]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[214]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[214]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[213]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[213]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[212]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[212]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[211]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[211]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[210]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[210]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[209]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[209]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[208]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[208]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[207]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[207]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[206]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[206]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[205]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[205]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[204]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[204]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[203]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[203]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[202]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[202]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[201]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[201]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[200]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[200]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[199]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[199]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[198]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[198]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[197]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[197]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[196]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[196]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[195]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[195]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[194]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[194]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[193]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[193]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[192]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[192]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[191]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[191]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[190]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[190]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[189]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[189]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[188]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[188]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[187]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[187]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[186]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[186]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[185]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[185]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[184]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[184]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[183]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[183]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[182]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[182]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[181]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[181]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[180]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[180]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[179]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[179]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[178]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[178]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[177]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[177]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[176]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[176]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[175]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[175]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[174]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[174]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[173]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[173]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[172]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[172]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[171]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[171]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[170]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[170]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[169]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[169]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[168]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[168]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[167]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[167]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[166]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[166]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[165]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[165]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[164]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[164]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[163]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[163]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[162]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[162]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[161]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[161]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[160]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[160]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[159]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[159]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[158]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[158]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[157]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[157]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[156]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[156]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[155]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[155]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[154]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[154]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[153]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[153]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[152]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[152]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[151]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[151]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[150]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[150]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[149]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[149]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[148]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[148]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[147]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[147]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[146]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[146]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[145]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[145]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[144]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[144]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[143]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[143]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[142]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[142]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[141]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[141]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[140]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[140]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[139]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[139]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[138]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[138]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[137]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[137]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[136]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[136]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[135]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[135]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[134]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[134]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[133]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[133]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[132]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[132]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[131]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[131]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[130]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[130]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[129]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[129]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[128]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[128]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[127]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[127]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[126]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[126]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[125]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[125]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[124]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[124]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[123]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[123]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[122]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[122]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[121]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[121]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[120]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[120]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[119]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[119]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[118]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[118]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[117]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[117]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[116]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[116]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[115]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[115]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[114]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[114]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[113]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[113]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[112]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[112]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[111]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[111]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[110]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[110]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[109]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[109]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[108]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[107]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[106]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[105]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[104]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[103]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[102]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[101]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[100]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[99]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[98]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[97]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[96]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[95]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[94]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[93]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[92]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[91]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[90]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[89]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[88]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[87]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[86]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[85]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[84]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[83]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[82]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[81]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[80]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[79]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[78]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[77]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[76]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[75]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[74]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[73]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[72]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[71]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[70]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[69]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[68]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[67]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[66]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[65]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[64]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[63]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[62]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[61]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[60]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[59]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[58]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[57]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[56]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[55]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[54]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[53]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[52]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[51]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[50]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[49]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[48]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[47]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[46]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[45]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[44]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[43]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[42]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[41]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[40]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[39]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[38]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[37]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[36]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[35]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[34]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[33]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[32]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[31]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[30]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {lce_tr_resp_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {lce_tr_resp_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports lce_tr_resp_v_o] +set_output_delay -clock vclk -min 0.6 [get_ports lce_tr_resp_v_o] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[377]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[377]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[376]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[376]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[375]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[375]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[374]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[374]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[373]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[373]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[372]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[372]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[371]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[371]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[370]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[370]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[369]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[369]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[368]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[368]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[367]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[367]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[366]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[366]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[365]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[365]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[364]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[364]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[363]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[363]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[362]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[362]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[361]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[361]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[360]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[360]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[359]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[359]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[358]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[358]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[357]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[357]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[356]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[356]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[355]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[355]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[354]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[354]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[353]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[353]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[352]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[352]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[351]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[351]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[350]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[350]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[349]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[349]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[348]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[348]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[347]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[347]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[346]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[346]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[345]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[345]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[344]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[344]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[343]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[343]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[342]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[342]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[341]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[341]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[340]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[340]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[339]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[339]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[338]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[338]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[337]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[337]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[336]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[336]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[335]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[335]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[334]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[334]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[333]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[333]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[332]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[332]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[331]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[331]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[330]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[330]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[329]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[329]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[328]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[328]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[327]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[327]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[326]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[326]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[325]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[325]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[324]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[324]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[323]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[323]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[322]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[322]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[321]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[321]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[320]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[320]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[319]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[319]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[318]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[318]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[317]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[317]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[316]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[316]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[315]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[315]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[314]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[314]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[313]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[313]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[312]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[312]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[311]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[311]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[310]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[310]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[309]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[309]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[308]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[308]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[307]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[307]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[306]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[306]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[305]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[305]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[304]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[304]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[303]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[303]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[302]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[302]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[301]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[301]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[300]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[300]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[299]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[299]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[298]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[298]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[297]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[297]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[296]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[296]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[295]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[295]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[294]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[294]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[293]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[293]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[292]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[292]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[291]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[291]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[290]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[290]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[289]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[289]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[288]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[288]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[287]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[287]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[286]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[286]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[285]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[285]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[284]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[284]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[283]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[283]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[282]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[282]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[281]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[281]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[280]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[280]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[279]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[279]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[278]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[278]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[277]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[277]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[276]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[276]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[275]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[275]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[274]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[274]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[273]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[273]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[272]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[272]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[271]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[271]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[270]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[270]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[269]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[269]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[268]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[268]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[267]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[267]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[266]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[266]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[265]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[265]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[264]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[264]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[263]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[263]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[262]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[262]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[261]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[261]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[260]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[260]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[259]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[259]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[258]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[258]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[257]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[257]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[256]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[256]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[255]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[255]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[254]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[254]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[253]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[253]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[252]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[252]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[251]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[251]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[250]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[250]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[249]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[249]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[248]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[248]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[247]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[247]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[246]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[246]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[245]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[245]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[244]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[244]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[243]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[243]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[242]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[242]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[241]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[241]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[240]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[240]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[239]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[239]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[238]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[238]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[237]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[237]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[236]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[236]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[235]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[235]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[234]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[234]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[233]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[233]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[232]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[232]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[231]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[231]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[230]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[230]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[229]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[229]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[228]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[228]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[227]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[227]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[226]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[226]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[225]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[225]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[224]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[224]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[223]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[223]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[222]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[222]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[221]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[221]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[220]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[220]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[219]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[219]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[218]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[218]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[217]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[217]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[216]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[216]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[215]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[215]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[214]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[214]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[213]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[213]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[212]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[212]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[211]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[211]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[210]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[210]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[209]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[209]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[208]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[208]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[207]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[207]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[206]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[206]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[205]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[205]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[204]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[204]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[203]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[203]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[202]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[202]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[201]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[201]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[200]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[200]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[199]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[199]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[198]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[198]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[197]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[197]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[196]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[196]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[195]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[195]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[194]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[194]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[193]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[193]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[192]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[192]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[191]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[191]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[190]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[190]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[189]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[189]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[188]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[188]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[187]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[187]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[186]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[186]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[185]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[185]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[184]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[184]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[183]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[183]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[182]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[182]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[181]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[181]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[180]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[180]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[179]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[179]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[178]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[178]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[177]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[177]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[176]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[176]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[175]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[175]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[174]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[174]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[173]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[173]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[172]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[172]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[171]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[171]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[170]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[170]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[169]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[169]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[168]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[168]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[167]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[167]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[166]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[166]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[165]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[165]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[164]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[164]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[163]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[163]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[162]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[162]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[161]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[161]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[160]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[160]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[159]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[159]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[158]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[158]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[157]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[157]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[156]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[156]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[155]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[155]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[154]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[154]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[153]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[153]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[152]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[152]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[151]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[151]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[150]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[150]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[149]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[149]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[148]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[148]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[147]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[147]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[146]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[146]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[145]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[145]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[144]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[144]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[143]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[143]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[142]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[142]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[141]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[141]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[140]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[140]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[139]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[139]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[138]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[138]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[137]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[137]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[136]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[136]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[135]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[135]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[134]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[134]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[133]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[133]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[132]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[132]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[131]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[131]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[130]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[130]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[129]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[129]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[128]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[128]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[127]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[127]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[126]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[126]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[125]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[125]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[124]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[124]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[123]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[123]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[122]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[122]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[121]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[121]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[120]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[120]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[119]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[119]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[118]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[118]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[117]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[117]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[116]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[116]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[115]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[115]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[114]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[114]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[113]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[113]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[112]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[112]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[111]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[111]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[110]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[110]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[109]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[109]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[108]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[107]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[106]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[105]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[104]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[103]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[102]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[101]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[100]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[99]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[98]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[97]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[96]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[95]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[94]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[93]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[92]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[91]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[90]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[89]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[88]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[87]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[86]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[85]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[84]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[83]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[82]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[81]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[80]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[79]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[78]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[77]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[76]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[75]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[74]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[73]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[72]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[71]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[70]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[69]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[68]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[67]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[66]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[65]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[64]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[63]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[62]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[61]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[60]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[59]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[58]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[57]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[56]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[55]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[54]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[53]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[52]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[51]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[50]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[49]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[48]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[47]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[46]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[45]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[44]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[43]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[42]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[41]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[40]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[39]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[38]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[37]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[36]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[35]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[34]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[33]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[32]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[31]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[30]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_stage_reg_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_stage_reg_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[127]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[127]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[126]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[126]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[125]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[125]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[124]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[124]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[123]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[123]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[122]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[122]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[121]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[121]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[120]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[120]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[119]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[119]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[118]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[118]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[117]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[117]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[116]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[116]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[115]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[115]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[114]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[114]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[113]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[113]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[112]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[112]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[111]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[111]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[110]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[110]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[109]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[109]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[108]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[107]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[106]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[105]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[104]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[103]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[102]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[101]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[100]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[99]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[98]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[97]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[96]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[95]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[94]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[93]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[92]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[91]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[90]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[89]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[88]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[87]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[86]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[85]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[84]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[83]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[82]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[81]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[80]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[79]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[78]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[77]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[76]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[75]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[74]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[73]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[72]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[71]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[70]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[69]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[68]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[67]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[66]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[65]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[64]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[63]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[62]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[61]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[60]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[59]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[58]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[57]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[56]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[55]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[54]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[53]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[52]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[51]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[50]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[49]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[48]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[47]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[46]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[45]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[44]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[43]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[42]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[41]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[40]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[39]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[38]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[37]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[36]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[35]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[34]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[33]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[32]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[31]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[30]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[29]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[28]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[27]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[26]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[25]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[24]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[23]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[22]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[21]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[20]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[19]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[18]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[17]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[16]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[15]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[14]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[13]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[12]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[11]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[10]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[9]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[8]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[7]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_result_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_result_o[0]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[6]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[5]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[4]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[3]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[2]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[1]}] +set_output_delay -clock vclk -max 0.6 [get_ports {cmt_trace_exc_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_trace_exc_o[0]}] diff --git a/flow/designs/nangate45/bp_be_top/rules-base.json b/flow/designs/nangate45/bp_be_top/rules-base.json index aac9429766..768c9fae7e 100644 --- a/flow/designs/nangate45/bp_be_top/rules-base.json +++ b/flow/designs/nangate45/bp_be_top/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -20.1, + "value": -22.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -21.1, + "value": -23.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 275387, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/nangate45/bp_fe_top/constraint.sdc b/flow/designs/nangate45/bp_fe_top/constraint.sdc index 7428491fbe..3878933f41 100644 --- a/flow/designs/nangate45/bp_fe_top/constraint.sdc +++ b/flow/designs/nangate45/bp_fe_top/constraint.sdc @@ -1,32 +1,35 @@ set clk_period 1.8 create_clock [get_ports clk_i] -name CLK -period $clk_period +create_clock -name vclk -period $clk_period +set_clock_latency [expr $clk_period * .2] [get_clocks {CLK}] +set_clock_latency [expr $clk_period * .2] [get_clocks {vclk}] set io_delay [expr $clk_period * .2] -set_input_delay -clock CLK $io_delay [get_ports reset_i] -set_input_delay -clock CLK $io_delay [get_ports {icache_id_i[0]}] -set_input_delay -clock CLK $io_delay [get_ports {bp_fe_cmd_i[108:0]}] -set_input_delay -clock CLK $io_delay [get_ports bp_fe_cmd_v_i] -set_input_delay -clock CLK $io_delay [get_ports bp_fe_queue_ready_i] -set_input_delay -clock CLK $io_delay [get_ports lce_cce_req_ready_i] -set_input_delay -clock CLK $io_delay [get_ports lce_cce_resp_ready_i] -set_input_delay -clock CLK $io_delay [get_ports lce_cce_data_resp_ready_i] -set_input_delay -clock CLK $io_delay [get_ports {cce_lce_cmd_i[35:0]}] -set_input_delay -clock CLK $io_delay [get_ports cce_lce_cmd_v_i] -set_input_delay -clock CLK $io_delay [get_ports {cce_lce_data_cmd_i[539:0]}] -set_input_delay -clock CLK $io_delay [get_ports cce_lce_data_cmd_v_i] -set_input_delay -clock CLK $io_delay [get_ports {lce_lce_tr_resp_i[538:0]}] -set_input_delay -clock CLK $io_delay [get_ports lce_lce_tr_resp_v_i] -set_input_delay -clock CLK $io_delay [get_ports lce_lce_tr_resp_ready_i] -set_output_delay -clock CLK $io_delay [get_ports bp_fe_cmd_ready_o] -set_output_delay -clock CLK $io_delay [get_ports {bp_fe_queue_o[133:0]}] -set_output_delay -clock CLK $io_delay [get_ports bp_fe_queue_v_o] -set_output_delay -clock CLK $io_delay [get_ports {lce_cce_req_o[29:0]}] -set_output_delay -clock CLK $io_delay [get_ports lce_cce_req_v_o] -set_output_delay -clock CLK $io_delay [get_ports {lce_cce_resp_o[25:0]}] -set_output_delay -clock CLK $io_delay [get_ports lce_cce_resp_v_o] -set_output_delay -clock CLK $io_delay [get_ports {lce_cce_data_resp_o[536:0]}] -set_output_delay -clock CLK $io_delay [get_ports lce_cce_data_resp_v_o] -set_output_delay -clock CLK $io_delay [get_ports cce_lce_cmd_ready_o] -set_output_delay -clock CLK $io_delay [get_ports cce_lce_data_cmd_ready_o] -set_output_delay -clock CLK $io_delay [get_ports lce_lce_tr_resp_ready_o] -set_output_delay -clock CLK $io_delay [get_ports {lce_lce_tr_resp_o[538:0]}] -set_output_delay -clock CLK $io_delay [get_ports lce_lce_tr_resp_v_o] +set_input_delay -clock vclk $io_delay [get_ports reset_i] +set_input_delay -clock vclk $io_delay [get_ports {icache_id_i[0]}] +set_input_delay -clock vclk $io_delay [get_ports {bp_fe_cmd_i[108:0]}] +set_input_delay -clock vclk $io_delay [get_ports bp_fe_cmd_v_i] +set_input_delay -clock vclk $io_delay [get_ports bp_fe_queue_ready_i] +set_input_delay -clock vclk $io_delay [get_ports lce_cce_req_ready_i] +set_input_delay -clock vclk $io_delay [get_ports lce_cce_resp_ready_i] +set_input_delay -clock vclk $io_delay [get_ports lce_cce_data_resp_ready_i] +set_input_delay -clock vclk $io_delay [get_ports {cce_lce_cmd_i[35:0]}] +set_input_delay -clock vclk $io_delay [get_ports cce_lce_cmd_v_i] +set_input_delay -clock vclk $io_delay [get_ports {cce_lce_data_cmd_i[539:0]}] +set_input_delay -clock vclk $io_delay [get_ports cce_lce_data_cmd_v_i] +set_input_delay -clock vclk $io_delay [get_ports {lce_lce_tr_resp_i[538:0]}] +set_input_delay -clock vclk $io_delay [get_ports lce_lce_tr_resp_v_i] +set_input_delay -clock vclk $io_delay [get_ports lce_lce_tr_resp_ready_i] +set_output_delay -clock vclk $io_delay [get_ports bp_fe_cmd_ready_o] +set_output_delay -clock vclk $io_delay [get_ports {bp_fe_queue_o[133:0]}] +set_output_delay -clock vclk $io_delay [get_ports bp_fe_queue_v_o] +set_output_delay -clock vclk $io_delay [get_ports {lce_cce_req_o[29:0]}] +set_output_delay -clock vclk $io_delay [get_ports lce_cce_req_v_o] +set_output_delay -clock vclk $io_delay [get_ports {lce_cce_resp_o[25:0]}] +set_output_delay -clock vclk $io_delay [get_ports lce_cce_resp_v_o] +set_output_delay -clock vclk $io_delay [get_ports {lce_cce_data_resp_o[536:0]}] +set_output_delay -clock vclk $io_delay [get_ports lce_cce_data_resp_v_o] +set_output_delay -clock vclk $io_delay [get_ports cce_lce_cmd_ready_o] +set_output_delay -clock vclk $io_delay [get_ports cce_lce_data_cmd_ready_o] +set_output_delay -clock vclk $io_delay [get_ports lce_lce_tr_resp_ready_o] +set_output_delay -clock vclk $io_delay [get_ports {lce_lce_tr_resp_o[538:0]}] +set_output_delay -clock vclk $io_delay [get_ports lce_lce_tr_resp_v_o] diff --git a/flow/designs/nangate45/bp_fe_top/rules-base.json b/flow/designs/nangate45/bp_fe_top/rules-base.json index 675c6aae77..ce3f2e0ba9 100644 --- a/flow/designs/nangate45/bp_fe_top/rules-base.json +++ b/flow/designs/nangate45/bp_fe_top/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -1.8, + "value": -2.3, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 247483, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/nangate45/bp_multi_top/constraint.sdc b/flow/designs/nangate45/bp_multi_top/constraint.sdc index 24d87fe369..9719cc81b8 100644 --- a/flow/designs/nangate45/bp_multi_top/constraint.sdc +++ b/flow/designs/nangate45/bp_multi_top/constraint.sdc @@ -1,2905 +1,2908 @@ create_clock [get_ports clk_i] -name CLK -period 4.8 -waveform {0 2.4} -set_input_delay -clock CLK -max 1.8 [get_ports reset_i] -set_input_delay -clock CLK -min 0.6 [get_ports reset_i] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[95]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[95]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[94]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[94]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[93]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[93]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[92]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[92]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[91]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[91]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[90]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[90]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[89]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[89]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[88]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[88]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[87]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[87]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[86]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[86]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[85]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[85]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[84]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[84]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[83]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[83]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[82]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[82]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[81]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[81]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[80]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[80]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[79]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[79]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[78]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[78]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[77]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[77]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[76]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[76]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[75]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[75]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[74]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[74]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[73]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[73]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[72]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[72]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[71]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[71]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[70]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[70]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[69]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[69]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[68]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[68]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[67]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[67]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[66]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[66]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[65]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[65]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[64]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[64]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[63]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[63]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[62]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[62]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[61]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[61]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[60]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[60]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[59]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[59]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[58]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[58]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[57]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[56]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[55]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[54]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[53]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[52]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[51]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[50]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[49]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[48]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[47]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[46]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[45]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[44]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[43]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[42]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[41]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[40]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[39]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[38]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[37]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[36]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[35]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[34]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[33]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[32]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[31]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[30]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[29]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[28]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[27]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[26]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[25]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[24]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[23]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[22]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[21]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[20]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[19]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[18]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[17]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[16]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[15]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[14]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[13]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[12]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[11]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[10]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[9]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[8]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[7]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[6]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[5]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[4]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[3]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[2]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[1]}] -set_input_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_data_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_data_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[57]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[56]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[55]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[54]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[53]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[52]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[51]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[50]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[49]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[48]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[47]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[46]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[45]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[44]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[43]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[42]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[41]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[40]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[39]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[38]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[37]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[36]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[35]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[34]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[33]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[32]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[31]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[30]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[29]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[28]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[27]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[26]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[25]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[24]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[23]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[22]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[21]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[20]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[19]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[18]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[17]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[16]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[15]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[14]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[13]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[12]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[11]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[10]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[9]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[8]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[7]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[6]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[5]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[4]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[3]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[2]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[1]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_resp_v_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_resp_v_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[541]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[541]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[540]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[540]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[539]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[539]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[538]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[538]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[537]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[537]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[536]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[536]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[535]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[535]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[534]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[534]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[533]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[533]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[532]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[532]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[531]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[531]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[530]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[530]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[529]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[529]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[528]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[528]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[527]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[527]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[526]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[526]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[525]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[525]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[524]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[524]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[523]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[523]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[522]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[522]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[521]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[521]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[520]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[520]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[519]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[519]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[518]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[518]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[517]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[517]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[516]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[516]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[515]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[515]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[514]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[514]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[513]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[513]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[512]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[512]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[511]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[511]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[510]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[510]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[509]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[509]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[508]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[508]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[507]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[507]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[506]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[506]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[505]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[505]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[504]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[504]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[503]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[503]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[502]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[502]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[501]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[501]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[500]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[500]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[499]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[499]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[498]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[498]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[497]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[497]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[496]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[496]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[495]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[495]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[494]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[494]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[493]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[493]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[492]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[492]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[491]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[491]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[490]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[490]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[489]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[489]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[488]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[488]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[487]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[487]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[486]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[486]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[485]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[485]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[484]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[484]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[483]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[483]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[482]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[482]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[481]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[481]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[480]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[480]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[479]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[479]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[478]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[478]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[477]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[477]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[476]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[476]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[475]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[475]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[474]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[474]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[473]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[473]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[472]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[472]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[471]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[471]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[470]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[470]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[469]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[469]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[468]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[468]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[467]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[467]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[466]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[466]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[465]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[465]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[464]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[464]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[463]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[463]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[462]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[462]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[461]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[461]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[460]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[460]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[459]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[459]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[458]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[458]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[457]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[457]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[456]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[456]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[455]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[455]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[454]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[454]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[453]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[453]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[452]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[452]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[451]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[451]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[450]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[450]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[449]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[449]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[448]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[448]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[447]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[447]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[446]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[446]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[445]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[445]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[444]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[444]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[443]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[443]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[442]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[442]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[441]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[441]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[440]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[440]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[439]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[439]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[438]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[438]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[437]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[437]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[436]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[436]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[435]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[435]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[434]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[434]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[433]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[433]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[432]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[432]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[431]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[431]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[430]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[430]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[429]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[429]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[428]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[428]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[427]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[427]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[426]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[426]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[425]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[425]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[424]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[424]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[423]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[423]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[422]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[422]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[421]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[421]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[420]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[420]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[419]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[419]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[418]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[418]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[417]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[417]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[416]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[416]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[415]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[415]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[414]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[414]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[413]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[413]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[412]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[412]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[411]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[411]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[410]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[410]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[409]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[409]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[408]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[408]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[407]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[407]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[406]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[406]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[405]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[405]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[404]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[404]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[403]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[403]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[402]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[402]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[401]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[401]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[400]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[400]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[399]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[399]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[398]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[398]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[397]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[397]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[396]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[396]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[395]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[395]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[394]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[394]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[393]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[393]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[392]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[392]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[391]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[391]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[390]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[390]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[389]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[389]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[388]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[388]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[387]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[387]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[386]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[386]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[385]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[385]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[384]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[384]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[383]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[383]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[382]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[382]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[381]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[381]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[380]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[380]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[379]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[379]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[378]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[378]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[377]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[377]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[376]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[376]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[375]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[375]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[374]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[374]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[373]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[373]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[372]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[372]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[371]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[371]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[370]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[370]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[369]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[369]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[368]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[368]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[367]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[367]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[366]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[366]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[365]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[365]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[364]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[364]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[363]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[363]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[362]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[362]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[361]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[361]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[360]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[360]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[359]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[359]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[358]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[358]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[357]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[357]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[356]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[356]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[355]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[355]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[354]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[354]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[353]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[353]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[352]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[352]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[351]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[351]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[350]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[350]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[349]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[349]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[348]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[348]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[347]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[347]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[346]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[346]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[345]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[345]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[344]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[344]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[343]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[343]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[342]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[342]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[341]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[341]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[340]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[340]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[339]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[339]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[338]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[338]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[337]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[337]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[336]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[336]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[335]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[335]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[334]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[334]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[333]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[333]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[332]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[332]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[331]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[331]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[330]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[330]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[329]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[329]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[328]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[328]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[327]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[327]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[326]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[326]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[325]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[325]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[324]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[324]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[323]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[323]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[322]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[322]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[321]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[321]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[320]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[320]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[319]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[319]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[318]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[318]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[317]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[317]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[316]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[316]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[315]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[315]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[314]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[314]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[313]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[313]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[312]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[312]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[311]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[311]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[310]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[310]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[309]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[309]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[308]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[308]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[307]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[307]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[306]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[306]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[305]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[305]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[304]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[304]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[303]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[303]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[302]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[302]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[301]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[301]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[300]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[300]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[299]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[299]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[298]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[298]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[297]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[297]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[296]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[296]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[295]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[295]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[294]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[294]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[293]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[293]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[292]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[292]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[291]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[291]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[290]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[290]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[289]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[289]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[288]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[288]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[287]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[287]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[286]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[286]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[285]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[285]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[284]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[284]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[283]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[283]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[282]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[282]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[281]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[281]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[280]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[280]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[279]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[279]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[278]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[278]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[277]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[277]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[276]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[276]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[275]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[275]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[274]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[274]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[273]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[273]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[272]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[272]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[271]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[271]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[270]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[270]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[269]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[269]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[268]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[268]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[267]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[267]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[266]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[266]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[265]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[265]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[264]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[264]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[263]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[263]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[262]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[262]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[261]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[261]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[260]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[260]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[259]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[259]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[258]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[258]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[257]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[257]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[256]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[256]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[255]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[255]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[254]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[254]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[253]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[253]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[252]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[252]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[251]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[251]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[250]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[250]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[249]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[249]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[248]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[248]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[247]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[247]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[246]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[246]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[245]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[245]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[244]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[244]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[243]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[243]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[242]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[242]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[241]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[241]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[240]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[240]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[239]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[239]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[238]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[238]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[237]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[237]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[236]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[236]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[235]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[235]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[234]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[234]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[233]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[233]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[232]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[232]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[231]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[231]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[230]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[230]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[229]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[229]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[228]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[228]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[227]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[227]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[226]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[226]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[225]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[225]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[224]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[224]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[223]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[223]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[222]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[222]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[221]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[221]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[220]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[220]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[219]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[219]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[218]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[218]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[217]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[217]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[216]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[216]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[215]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[215]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[214]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[214]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[213]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[213]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[212]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[212]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[211]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[211]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[210]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[210]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[209]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[209]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[208]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[208]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[207]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[207]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[206]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[206]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[205]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[205]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[204]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[204]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[203]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[203]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[202]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[202]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[201]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[201]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[200]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[200]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[199]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[199]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[198]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[198]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[197]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[197]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[196]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[196]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[195]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[195]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[194]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[194]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[193]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[193]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[192]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[192]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[191]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[191]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[190]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[190]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[189]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[189]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[188]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[188]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[187]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[187]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[186]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[186]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[185]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[185]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[184]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[184]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[183]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[183]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[182]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[182]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[181]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[181]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[180]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[180]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[179]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[179]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[178]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[178]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[177]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[177]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[176]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[176]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[175]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[175]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[174]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[174]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[173]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[173]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[172]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[172]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[171]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[171]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[170]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[170]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[169]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[169]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[168]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[168]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[167]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[167]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[166]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[166]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[165]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[165]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[164]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[164]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[163]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[163]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[162]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[162]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[161]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[161]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[160]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[160]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[159]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[159]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[158]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[158]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[157]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[157]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[156]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[156]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[155]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[155]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[154]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[154]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[153]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[153]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[152]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[152]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[151]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[151]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[150]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[150]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[149]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[149]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[148]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[148]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[147]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[147]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[146]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[146]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[145]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[145]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[144]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[144]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[143]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[143]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[142]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[142]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[141]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[141]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[140]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[140]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[139]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[139]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[138]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[138]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[137]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[137]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[136]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[136]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[135]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[135]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[134]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[134]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[133]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[133]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[132]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[132]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[131]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[131]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[130]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[130]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[129]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[129]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[128]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[128]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[127]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[127]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[126]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[126]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[125]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[125]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[124]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[124]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[123]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[123]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[122]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[122]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[121]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[121]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[120]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[120]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[119]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[119]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[118]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[118]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[117]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[117]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[116]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[116]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[115]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[115]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[114]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[114]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[113]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[113]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[112]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[112]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[111]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[111]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[110]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[110]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[109]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[109]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[108]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[108]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[107]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[107]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[106]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[106]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[105]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[105]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[104]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[104]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[103]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[103]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[102]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[102]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[101]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[101]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[100]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[100]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[99]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[99]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[98]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[98]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[97]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[97]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[96]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[96]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[95]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[95]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[94]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[94]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[93]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[93]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[92]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[92]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[91]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[91]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[90]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[90]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[89]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[89]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[88]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[88]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[87]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[87]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[86]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[86]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[85]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[85]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[84]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[84]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[83]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[83]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[82]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[82]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[81]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[81]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[80]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[80]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[79]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[79]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[78]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[78]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[77]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[77]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[76]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[76]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[75]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[75]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[74]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[74]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[73]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[73]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[72]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[72]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[71]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[71]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[70]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[70]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[69]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[69]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[68]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[68]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[67]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[67]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[66]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[66]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[65]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[65]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[64]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[64]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[63]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[63]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[62]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[62]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[61]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[61]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[60]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[60]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[59]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[59]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[58]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[58]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[57]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[57]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[56]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[56]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[55]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[55]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[54]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[54]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[53]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[53]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[52]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[52]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[51]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[51]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[50]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[50]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[49]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[49]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[48]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[48]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[47]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[47]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[46]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[46]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[45]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[45]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[44]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[44]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[43]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[43]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[42]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[42]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[41]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[41]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[40]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[40]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[39]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[39]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[38]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[38]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[37]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[37]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[36]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[36]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[35]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[35]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[34]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[34]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[33]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[33]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[32]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[32]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[31]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[31]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[30]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[30]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[29]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[29]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[28]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[28]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[27]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[27]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[26]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[26]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[25]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[25]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[24]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[24]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[23]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[23]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[22]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[22]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[21]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[21]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[20]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[20]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[19]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[19]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[18]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[18]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[17]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[17]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[16]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[16]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[15]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[15]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[14]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[14]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[13]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[13]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[12]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[12]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[11]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[11]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[10]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[10]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[9]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[9]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[8]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[8]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[7]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[7]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[6]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[6]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[5]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[5]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[4]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[4]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[3]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[3]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[2]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[2]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[1]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[1]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_v_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_v_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_cmd_yumi_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_cmd_yumi_i[0]}] -set_input_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_yumi_i[0]}] -set_input_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_yumi_i[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[7]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[6]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[5]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_resp_ready_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_resp_ready_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_resp_ready_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_resp_ready_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[29]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[28]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[27]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[26]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[25]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[24]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[23]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[22]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[21]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[20]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[19]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[18]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[17]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[16]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[15]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[14]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[13]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[12]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[11]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[10]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[9]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[8]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[7]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[6]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[5]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_cmd_v_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_cmd_v_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[569]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[569]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[568]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[568]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[567]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[567]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[566]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[566]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[565]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[565]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[564]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[564]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[563]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[563]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[562]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[562]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[561]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[561]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[560]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[560]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[559]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[559]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[558]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[558]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[557]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[557]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[556]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[556]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[555]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[555]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[554]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[554]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[553]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[553]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[552]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[552]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[551]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[551]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[550]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[550]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[549]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[549]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[548]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[548]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[547]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[547]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[546]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[546]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[545]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[545]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[544]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[544]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[543]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[543]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[542]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[542]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[541]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[541]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[540]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[540]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[539]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[539]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[538]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[538]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[537]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[537]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[536]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[536]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[535]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[535]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[534]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[534]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[533]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[533]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[532]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[532]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[531]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[531]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[530]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[530]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[529]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[529]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[528]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[528]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[527]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[527]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[526]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[526]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[525]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[525]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[524]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[524]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[523]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[523]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[522]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[522]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[521]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[521]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[520]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[520]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[519]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[519]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[518]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[518]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[517]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[517]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[516]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[516]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[515]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[515]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[514]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[514]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[513]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[513]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[512]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[512]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[511]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[511]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[510]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[510]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[509]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[509]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[508]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[508]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[507]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[507]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[506]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[506]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[505]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[505]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[504]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[504]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[503]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[503]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[502]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[502]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[501]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[501]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[500]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[500]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[499]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[499]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[498]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[498]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[497]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[497]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[496]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[496]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[495]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[495]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[494]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[494]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[493]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[493]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[492]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[492]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[491]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[491]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[490]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[490]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[489]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[489]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[488]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[488]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[487]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[487]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[486]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[486]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[485]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[485]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[484]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[484]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[483]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[483]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[482]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[482]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[481]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[481]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[480]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[480]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[479]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[479]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[478]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[478]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[477]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[477]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[476]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[476]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[475]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[475]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[474]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[474]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[473]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[473]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[472]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[472]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[471]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[471]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[470]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[470]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[469]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[469]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[468]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[468]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[467]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[467]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[466]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[466]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[465]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[465]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[464]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[464]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[463]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[463]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[462]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[462]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[461]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[461]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[460]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[460]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[459]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[459]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[458]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[458]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[457]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[457]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[456]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[456]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[455]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[455]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[454]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[454]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[453]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[453]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[452]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[452]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[451]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[451]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[450]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[450]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[449]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[449]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[448]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[448]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[447]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[447]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[446]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[446]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[445]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[445]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[444]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[444]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[443]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[443]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[442]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[442]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[441]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[441]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[440]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[440]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[439]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[439]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[438]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[438]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[437]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[437]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[436]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[436]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[435]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[435]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[434]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[434]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[433]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[433]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[432]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[432]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[431]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[431]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[430]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[430]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[429]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[429]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[428]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[428]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[427]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[427]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[426]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[426]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[425]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[425]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[424]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[424]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[423]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[423]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[422]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[422]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[421]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[421]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[420]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[420]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[419]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[419]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[418]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[418]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[417]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[417]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[416]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[416]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[415]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[415]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[414]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[414]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[413]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[413]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[412]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[412]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[411]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[411]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[410]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[410]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[409]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[409]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[408]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[408]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[407]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[407]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[406]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[406]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[405]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[405]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[404]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[404]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[403]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[403]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[402]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[402]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[401]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[401]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[400]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[400]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[399]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[399]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[398]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[398]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[397]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[397]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[396]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[396]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[395]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[395]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[394]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[394]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[393]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[393]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[392]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[392]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[391]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[391]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[390]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[390]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[389]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[389]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[388]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[388]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[387]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[387]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[386]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[386]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[385]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[385]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[384]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[384]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[383]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[383]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[382]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[382]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[381]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[381]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[380]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[380]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[379]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[379]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[378]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[378]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[377]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[377]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[376]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[376]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[375]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[375]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[374]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[374]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[373]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[373]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[372]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[372]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[371]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[371]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[370]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[370]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[369]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[369]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[368]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[368]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[367]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[367]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[366]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[366]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[365]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[365]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[364]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[364]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[363]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[363]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[362]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[362]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[361]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[361]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[360]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[360]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[359]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[359]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[358]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[358]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[357]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[357]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[356]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[356]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[355]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[355]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[354]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[354]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[353]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[353]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[352]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[352]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[351]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[351]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[350]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[350]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[349]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[349]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[348]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[348]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[347]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[347]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[346]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[346]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[345]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[345]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[344]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[344]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[343]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[343]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[342]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[342]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[341]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[341]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[340]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[340]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[339]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[339]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[338]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[338]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[337]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[337]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[336]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[336]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[335]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[335]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[334]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[334]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[333]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[333]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[332]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[332]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[331]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[331]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[330]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[330]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[329]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[329]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[328]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[328]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[327]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[327]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[326]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[326]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[325]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[325]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[324]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[324]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[323]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[323]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[322]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[322]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[321]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[321]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[320]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[320]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[319]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[319]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[318]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[318]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[317]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[317]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[316]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[316]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[315]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[315]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[314]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[314]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[313]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[313]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[312]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[312]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[311]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[311]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[310]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[310]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[309]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[309]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[308]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[308]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[307]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[307]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[306]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[306]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[305]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[305]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[304]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[304]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[303]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[303]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[302]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[302]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[301]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[301]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[300]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[300]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[299]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[299]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[298]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[298]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[297]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[297]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[296]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[296]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[295]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[295]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[294]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[294]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[293]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[293]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[292]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[292]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[291]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[291]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[290]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[290]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[289]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[289]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[288]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[288]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[287]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[287]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[286]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[286]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[285]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[285]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[284]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[284]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[283]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[283]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[282]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[282]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[281]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[281]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[280]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[280]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[279]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[279]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[278]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[278]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[277]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[277]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[276]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[276]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[275]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[275]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[274]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[274]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[273]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[273]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[272]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[272]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[271]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[271]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[270]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[270]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[269]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[269]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[268]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[268]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[267]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[267]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[266]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[266]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[265]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[265]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[264]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[264]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[263]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[263]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[262]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[262]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[261]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[261]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[260]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[260]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[259]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[259]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[258]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[258]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[257]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[257]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[256]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[256]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[255]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[255]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[254]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[254]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[253]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[253]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[252]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[252]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[251]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[251]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[250]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[250]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[249]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[249]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[248]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[248]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[247]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[247]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[246]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[246]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[245]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[245]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[244]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[244]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[243]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[243]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[242]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[242]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[241]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[241]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[240]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[240]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[239]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[239]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[238]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[238]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[237]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[237]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[236]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[236]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[235]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[235]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[234]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[234]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[233]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[233]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[232]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[232]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[231]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[231]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[230]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[230]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[229]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[229]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[228]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[228]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[227]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[227]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[226]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[226]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[225]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[225]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[224]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[224]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[223]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[223]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[222]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[222]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[221]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[221]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[220]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[220]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[219]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[219]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[218]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[218]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[217]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[217]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[216]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[216]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[215]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[215]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[214]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[214]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[213]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[213]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[212]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[212]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[211]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[211]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[210]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[210]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[209]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[209]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[208]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[208]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[207]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[207]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[206]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[206]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[205]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[205]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[204]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[204]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[203]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[203]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[202]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[202]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[201]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[201]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[200]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[200]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[199]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[199]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[198]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[198]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[197]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[197]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[196]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[196]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[195]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[195]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[194]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[194]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[193]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[193]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[192]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[192]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[191]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[191]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[190]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[190]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[189]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[189]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[188]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[188]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[187]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[187]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[186]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[186]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[185]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[185]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[184]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[184]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[183]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[183]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[182]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[182]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[181]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[181]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[180]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[180]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[179]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[179]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[178]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[178]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[177]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[177]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[176]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[176]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[175]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[175]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[174]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[174]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[173]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[173]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[172]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[172]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[171]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[171]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[170]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[170]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[169]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[169]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[168]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[168]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[167]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[167]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[166]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[166]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[165]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[165]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[164]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[164]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[163]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[163]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[162]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[162]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[161]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[161]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[160]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[160]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[159]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[159]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[158]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[158]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[157]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[157]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[156]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[156]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[155]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[155]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[154]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[154]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[153]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[153]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[152]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[152]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[151]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[151]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[150]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[150]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[149]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[149]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[148]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[148]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[147]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[147]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[146]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[146]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[145]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[145]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[144]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[144]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[143]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[143]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[142]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[142]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[141]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[141]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[140]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[140]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[139]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[139]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[138]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[138]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[137]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[137]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[136]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[136]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[135]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[135]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[134]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[134]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[133]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[133]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[132]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[132]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[131]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[131]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[130]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[130]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[129]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[129]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[128]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[128]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[127]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[127]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[126]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[126]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[125]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[125]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[124]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[124]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[123]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[123]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[122]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[122]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[121]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[121]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[120]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[120]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[119]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[119]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[118]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[118]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[117]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[117]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[116]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[116]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[115]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[115]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[114]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[114]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[113]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[113]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[112]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[112]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[111]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[111]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[110]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[110]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[109]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[109]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[108]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[108]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[107]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[107]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[106]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[106]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[105]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[105]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[104]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[104]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[103]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[103]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[102]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[102]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[101]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[101]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[100]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[100]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[99]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[99]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[98]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[98]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[97]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[97]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[96]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[96]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[95]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[95]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[94]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[94]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[93]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[93]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[92]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[92]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[91]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[91]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[90]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[90]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[89]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[89]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[88]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[88]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[87]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[87]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[86]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[86]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[85]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[85]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[84]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[84]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[83]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[83]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[82]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[82]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[81]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[81]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[80]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[80]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[79]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[79]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[78]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[78]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[77]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[77]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[76]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[76]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[75]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[75]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[74]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[74]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[73]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[73]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[72]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[72]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[71]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[71]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[70]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[70]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[69]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[69]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[68]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[68]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[67]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[67]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[66]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[66]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[65]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[65]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[64]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[64]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[63]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[62]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[61]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[60]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[59]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[58]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[57]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[56]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[55]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[54]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[53]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[52]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[51]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[50]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[49]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[48]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[47]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[46]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[45]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[44]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[43]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[42]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[41]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[40]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[39]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[38]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[37]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[36]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[35]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[34]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[33]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[32]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[31]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[30]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[29]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[28]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[27]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[26]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[25]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[24]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[23]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[22]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[21]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[20]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[19]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[18]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[17]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[16]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[15]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[14]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[13]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[12]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[11]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[10]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[9]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[8]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[7]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[6]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[5]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {mem_data_cmd_v_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {mem_data_cmd_v_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_w_v_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_w_v_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_addr_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_addr_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_addr_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_addr_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_addr_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_addr_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_addr_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_addr_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_rd_addr_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_rd_addr_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_w_v_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_w_v_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[63]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[62]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[61]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[60]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[59]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[58]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[57]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[56]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[55]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[54]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[53]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[52]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[51]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[50]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[49]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[48]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[47]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[46]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[45]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[44]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[43]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[42]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[41]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[40]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[39]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[38]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[37]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[36]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[35]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[34]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[33]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[32]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[31]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[30]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[29]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[28]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[27]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[26]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[25]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[24]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[23]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[22]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[21]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[20]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[19]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[18]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[17]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[16]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[15]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[14]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[13]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[12]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[11]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[10]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[9]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[8]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[7]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[6]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[5]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_addr_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_addr_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_op_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_op_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_op_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_op_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_op_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_op_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_mem_op_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_mem_op_o[0]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[63]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[63]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[62]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[62]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[61]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[61]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[60]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[60]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[59]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[59]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[58]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[58]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[57]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[57]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[56]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[56]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[55]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[55]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[54]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[54]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[53]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[53]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[52]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[52]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[51]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[51]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[50]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[50]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[49]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[49]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[48]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[48]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[47]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[47]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[46]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[46]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[45]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[45]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[44]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[44]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[43]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[43]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[42]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[42]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[41]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[41]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[40]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[40]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[39]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[39]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[38]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[38]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[37]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[37]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[36]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[36]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[35]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[35]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[34]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[34]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[33]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[33]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[32]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[32]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[31]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[31]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[30]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[30]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[29]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[29]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[28]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[28]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[27]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[27]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[26]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[26]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[25]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[25]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[24]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[24]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[23]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[23]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[22]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[22]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[21]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[21]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[20]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[20]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[19]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[19]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[18]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[18]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[17]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[17]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[16]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[16]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[15]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[15]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[14]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[14]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[13]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[13]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[12]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[12]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[11]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[11]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[10]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[10]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[9]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[9]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[8]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[8]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[7]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[7]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[6]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[6]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[5]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[5]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[4]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[4]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[3]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[3]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[2]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[2]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[1]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[1]}] -set_output_delay -clock CLK -max 1.8 [get_ports {cmt_data_o[0]}] -set_output_delay -clock CLK -min 0.6 [get_ports {cmt_data_o[0]}] +create_clock -name vclk -period 4.8 +set_clock_latency 0.9 [get_clocks {CLK}] +set_clock_latency 0.9 [get_clocks {vclk}] +set_input_delay -clock vclk -max 1.8 [get_ports reset_i] +set_input_delay -clock vclk -min 0.6 [get_ports reset_i] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[95]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[95]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[94]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[94]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[93]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[93]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[92]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[92]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[91]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[91]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[90]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[90]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[89]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[89]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[88]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[88]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[87]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[87]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[86]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[86]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[85]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[85]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[84]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[84]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[83]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[83]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[82]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[82]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[81]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[81]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[80]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[80]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[79]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[79]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[78]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[78]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[77]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[77]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[76]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[76]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[75]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[75]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[74]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[74]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[73]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[73]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[72]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[72]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[71]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[71]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[70]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[70]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[69]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[69]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[68]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[68]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[67]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[67]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[66]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[66]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[65]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[65]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[64]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[64]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[63]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[63]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[62]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[62]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[61]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[61]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[60]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[60]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[59]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[59]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[58]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[58]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[57]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[56]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[55]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[54]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[53]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[52]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[51]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[50]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[49]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[48]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[47]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[46]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[45]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[44]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[43]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[42]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[41]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[40]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[39]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[38]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[37]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[36]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[35]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[34]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[33]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[32]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[31]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[30]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[29]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[28]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[27]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[26]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[25]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[24]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[23]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[22]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[21]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[20]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[19]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[18]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[17]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[16]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[15]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[14]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[13]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[12]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[11]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[10]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[9]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[8]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[7]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[6]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[5]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[4]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[3]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[2]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[1]}] +set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_data_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[57]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[56]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[55]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[54]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[53]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[52]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[51]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[50]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[49]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[48]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[47]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[46]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[45]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[44]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[43]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[42]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[41]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[40]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[39]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[38]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[37]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[36]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[35]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[34]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[33]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[32]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[31]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[30]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[29]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[28]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[27]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[26]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[25]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[24]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[23]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[22]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[21]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[20]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[19]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[18]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[17]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[16]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[15]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[14]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[13]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[12]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[11]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[10]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[9]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[8]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[7]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[6]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[5]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[4]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[3]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[2]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[1]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_resp_v_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_resp_v_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[541]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[541]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[540]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[540]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[539]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[539]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[538]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[538]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[537]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[537]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[536]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[536]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[535]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[535]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[534]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[534]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[533]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[533]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[532]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[532]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[531]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[531]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[530]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[530]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[529]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[529]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[528]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[528]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[527]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[527]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[526]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[526]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[525]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[525]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[524]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[524]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[523]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[523]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[522]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[522]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[521]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[521]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[520]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[520]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[519]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[519]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[518]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[518]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[517]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[517]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[516]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[516]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[515]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[515]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[514]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[514]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[513]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[513]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[512]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[512]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[511]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[511]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[510]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[510]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[509]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[509]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[508]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[508]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[507]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[507]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[506]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[506]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[505]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[505]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[504]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[504]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[503]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[503]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[502]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[502]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[501]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[501]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[500]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[500]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[499]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[499]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[498]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[498]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[497]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[497]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[496]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[496]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[495]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[495]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[494]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[494]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[493]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[493]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[492]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[492]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[491]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[491]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[490]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[490]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[489]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[489]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[488]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[488]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[487]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[487]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[486]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[486]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[485]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[485]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[484]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[484]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[483]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[483]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[482]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[482]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[481]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[481]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[480]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[480]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[479]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[479]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[478]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[478]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[477]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[477]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[476]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[476]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[475]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[475]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[474]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[474]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[473]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[473]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[472]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[472]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[471]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[471]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[470]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[470]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[469]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[469]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[468]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[468]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[467]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[467]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[466]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[466]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[465]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[465]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[464]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[464]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[463]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[463]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[462]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[462]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[461]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[461]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[460]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[460]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[459]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[459]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[458]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[458]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[457]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[457]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[456]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[456]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[455]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[455]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[454]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[454]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[453]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[453]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[452]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[452]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[451]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[451]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[450]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[450]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[449]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[449]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[448]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[448]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[447]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[447]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[446]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[446]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[445]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[445]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[444]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[444]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[443]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[443]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[442]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[442]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[441]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[441]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[440]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[440]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[439]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[439]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[438]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[438]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[437]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[437]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[436]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[436]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[435]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[435]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[434]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[434]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[433]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[433]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[432]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[432]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[431]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[431]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[430]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[430]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[429]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[429]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[428]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[428]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[427]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[427]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[426]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[426]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[425]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[425]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[424]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[424]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[423]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[423]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[422]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[422]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[421]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[421]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[420]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[420]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[419]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[419]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[418]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[418]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[417]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[417]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[416]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[416]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[415]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[415]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[414]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[414]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[413]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[413]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[412]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[412]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[411]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[411]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[410]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[410]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[409]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[409]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[408]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[408]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[407]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[407]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[406]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[406]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[405]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[405]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[404]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[404]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[403]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[403]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[402]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[402]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[401]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[401]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[400]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[400]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[399]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[399]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[398]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[398]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[397]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[397]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[396]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[396]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[395]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[395]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[394]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[394]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[393]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[393]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[392]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[392]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[391]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[391]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[390]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[390]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[389]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[389]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[388]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[388]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[387]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[387]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[386]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[386]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[385]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[385]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[384]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[384]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[383]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[383]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[382]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[382]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[381]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[381]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[380]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[380]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[379]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[379]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[378]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[378]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[377]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[377]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[376]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[376]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[375]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[375]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[374]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[374]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[373]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[373]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[372]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[372]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[371]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[371]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[370]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[370]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[369]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[369]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[368]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[368]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[367]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[367]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[366]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[366]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[365]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[365]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[364]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[364]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[363]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[363]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[362]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[362]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[361]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[361]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[360]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[360]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[359]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[359]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[358]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[358]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[357]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[357]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[356]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[356]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[355]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[355]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[354]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[354]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[353]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[353]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[352]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[352]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[351]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[351]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[350]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[350]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[349]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[349]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[348]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[348]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[347]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[347]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[346]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[346]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[345]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[345]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[344]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[344]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[343]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[343]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[342]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[342]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[341]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[341]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[340]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[340]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[339]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[339]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[338]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[338]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[337]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[337]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[336]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[336]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[335]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[335]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[334]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[334]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[333]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[333]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[332]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[332]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[331]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[331]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[330]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[330]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[329]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[329]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[328]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[328]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[327]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[327]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[326]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[326]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[325]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[325]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[324]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[324]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[323]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[323]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[322]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[322]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[321]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[321]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[320]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[320]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[319]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[319]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[318]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[318]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[317]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[317]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[316]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[316]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[315]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[315]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[314]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[314]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[313]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[313]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[312]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[312]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[311]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[311]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[310]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[310]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[309]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[309]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[308]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[308]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[307]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[307]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[306]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[306]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[305]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[305]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[304]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[304]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[303]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[303]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[302]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[302]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[301]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[301]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[300]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[300]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[299]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[299]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[298]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[298]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[297]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[297]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[296]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[296]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[295]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[295]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[294]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[294]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[293]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[293]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[292]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[292]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[291]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[291]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[290]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[290]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[289]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[289]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[288]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[288]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[287]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[287]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[286]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[286]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[285]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[285]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[284]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[284]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[283]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[283]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[282]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[282]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[281]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[281]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[280]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[280]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[279]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[279]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[278]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[278]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[277]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[277]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[276]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[276]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[275]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[275]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[274]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[274]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[273]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[273]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[272]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[272]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[271]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[271]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[270]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[270]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[269]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[269]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[268]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[268]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[267]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[267]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[266]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[266]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[265]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[265]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[264]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[264]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[263]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[263]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[262]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[262]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[261]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[261]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[260]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[260]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[259]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[259]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[258]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[258]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[257]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[257]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[256]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[256]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[255]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[255]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[254]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[254]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[253]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[253]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[252]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[252]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[251]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[251]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[250]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[250]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[249]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[249]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[248]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[248]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[247]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[247]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[246]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[246]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[245]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[245]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[244]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[244]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[243]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[243]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[242]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[242]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[241]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[241]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[240]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[240]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[239]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[239]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[238]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[238]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[237]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[237]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[236]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[236]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[235]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[235]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[234]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[234]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[233]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[233]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[232]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[232]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[231]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[231]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[230]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[230]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[229]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[229]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[228]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[228]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[227]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[227]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[226]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[226]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[225]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[225]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[224]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[224]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[223]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[223]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[222]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[222]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[221]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[221]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[220]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[220]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[219]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[219]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[218]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[218]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[217]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[217]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[216]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[216]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[215]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[215]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[214]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[214]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[213]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[213]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[212]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[212]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[211]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[211]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[210]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[210]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[209]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[209]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[208]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[208]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[207]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[207]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[206]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[206]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[205]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[205]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[204]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[204]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[203]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[203]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[202]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[202]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[201]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[201]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[200]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[200]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[199]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[199]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[198]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[198]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[197]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[197]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[196]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[196]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[195]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[195]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[194]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[194]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[193]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[193]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[192]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[192]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[191]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[191]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[190]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[190]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[189]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[189]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[188]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[188]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[187]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[187]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[186]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[186]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[185]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[185]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[184]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[184]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[183]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[183]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[182]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[182]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[181]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[181]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[180]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[180]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[179]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[179]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[178]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[178]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[177]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[177]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[176]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[176]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[175]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[175]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[174]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[174]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[173]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[173]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[172]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[172]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[171]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[171]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[170]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[170]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[169]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[169]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[168]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[168]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[167]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[167]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[166]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[166]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[165]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[165]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[164]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[164]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[163]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[163]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[162]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[162]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[161]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[161]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[160]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[160]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[159]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[159]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[158]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[158]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[157]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[157]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[156]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[156]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[155]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[155]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[154]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[154]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[153]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[153]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[152]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[152]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[151]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[151]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[150]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[150]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[149]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[149]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[148]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[148]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[147]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[147]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[146]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[146]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[145]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[145]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[144]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[144]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[143]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[143]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[142]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[142]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[141]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[141]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[140]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[140]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[139]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[139]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[138]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[138]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[137]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[137]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[136]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[136]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[135]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[135]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[134]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[134]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[133]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[133]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[132]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[132]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[131]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[131]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[130]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[130]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[129]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[129]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[128]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[128]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[127]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[127]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[126]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[126]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[125]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[125]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[124]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[124]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[123]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[123]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[122]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[122]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[121]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[121]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[120]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[120]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[119]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[119]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[118]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[118]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[117]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[117]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[116]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[116]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[115]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[115]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[114]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[114]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[113]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[113]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[112]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[112]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[111]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[111]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[110]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[110]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[109]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[109]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[108]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[108]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[107]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[107]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[106]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[106]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[105]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[105]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[104]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[104]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[103]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[103]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[102]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[102]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[101]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[101]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[100]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[100]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[99]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[99]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[98]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[98]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[97]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[97]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[96]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[96]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[95]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[95]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[94]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[94]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[93]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[93]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[92]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[92]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[91]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[91]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[90]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[90]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[89]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[89]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[88]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[88]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[87]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[87]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[86]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[86]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[85]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[85]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[84]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[84]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[83]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[83]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[82]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[82]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[81]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[81]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[80]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[80]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[79]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[79]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[78]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[78]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[77]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[77]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[76]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[76]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[75]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[75]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[74]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[74]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[73]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[73]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[72]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[72]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[71]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[71]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[70]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[70]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[69]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[69]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[68]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[68]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[67]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[67]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[66]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[66]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[65]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[65]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[64]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[64]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[63]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[63]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[62]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[62]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[61]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[61]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[60]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[60]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[59]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[59]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[58]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[58]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[57]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[57]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[56]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[56]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[55]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[55]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[54]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[54]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[53]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[53]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[52]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[52]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[51]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[51]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[50]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[50]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[49]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[49]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[48]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[48]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[47]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[47]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[46]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[46]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[45]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[45]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[44]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[44]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[43]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[43]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[42]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[42]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[41]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[41]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[40]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[40]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[39]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[39]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[38]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[38]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[37]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[37]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[36]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[36]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[35]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[35]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[34]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[34]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[33]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[33]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[32]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[32]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[31]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[31]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[30]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[30]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[29]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[29]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[28]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[28]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[27]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[27]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[26]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[26]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[25]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[25]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[24]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[24]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[23]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[23]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[22]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[22]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[21]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[21]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[20]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[20]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[19]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[19]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[18]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[18]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[17]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[17]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[16]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[16]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[15]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[15]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[14]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[14]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[13]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[13]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[12]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[12]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[11]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[11]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[10]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[10]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[9]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[9]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[8]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[8]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[7]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[7]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[6]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[6]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[5]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[5]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[4]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[4]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[3]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[3]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[2]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[2]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[1]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[1]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_v_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_v_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_cmd_yumi_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_cmd_yumi_i[0]}] +set_input_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_yumi_i[0]}] +set_input_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_yumi_i[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[7]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[6]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[5]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_addr_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cce_inst_boot_rom_addr_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_resp_ready_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_resp_ready_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_resp_ready_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_resp_ready_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[29]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[28]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[27]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[26]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[25]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[24]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[23]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[22]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[21]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[20]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[19]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[18]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[17]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[16]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[15]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[14]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[13]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[12]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[11]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[10]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[9]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[8]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[7]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[6]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[5]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_cmd_v_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_cmd_v_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[569]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[569]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[568]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[568]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[567]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[567]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[566]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[566]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[565]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[565]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[564]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[564]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[563]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[563]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[562]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[562]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[561]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[561]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[560]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[560]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[559]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[559]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[558]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[558]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[557]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[557]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[556]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[556]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[555]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[555]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[554]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[554]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[553]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[553]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[552]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[552]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[551]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[551]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[550]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[550]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[549]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[549]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[548]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[548]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[547]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[547]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[546]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[546]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[545]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[545]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[544]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[544]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[543]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[543]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[542]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[542]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[541]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[541]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[540]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[540]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[539]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[539]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[538]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[538]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[537]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[537]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[536]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[536]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[535]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[535]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[534]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[534]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[533]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[533]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[532]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[532]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[531]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[531]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[530]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[530]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[529]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[529]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[528]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[528]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[527]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[527]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[526]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[526]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[525]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[525]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[524]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[524]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[523]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[523]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[522]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[522]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[521]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[521]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[520]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[520]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[519]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[519]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[518]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[518]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[517]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[517]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[516]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[516]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[515]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[515]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[514]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[514]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[513]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[513]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[512]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[512]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[511]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[511]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[510]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[510]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[509]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[509]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[508]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[508]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[507]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[507]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[506]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[506]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[505]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[505]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[504]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[504]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[503]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[503]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[502]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[502]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[501]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[501]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[500]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[500]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[499]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[499]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[498]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[498]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[497]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[497]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[496]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[496]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[495]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[495]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[494]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[494]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[493]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[493]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[492]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[492]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[491]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[491]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[490]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[490]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[489]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[489]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[488]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[488]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[487]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[487]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[486]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[486]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[485]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[485]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[484]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[484]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[483]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[483]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[482]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[482]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[481]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[481]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[480]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[480]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[479]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[479]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[478]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[478]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[477]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[477]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[476]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[476]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[475]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[475]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[474]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[474]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[473]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[473]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[472]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[472]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[471]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[471]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[470]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[470]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[469]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[469]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[468]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[468]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[467]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[467]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[466]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[466]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[465]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[465]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[464]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[464]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[463]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[463]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[462]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[462]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[461]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[461]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[460]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[460]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[459]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[459]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[458]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[458]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[457]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[457]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[456]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[456]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[455]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[455]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[454]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[454]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[453]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[453]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[452]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[452]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[451]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[451]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[450]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[450]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[449]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[449]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[448]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[448]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[447]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[447]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[446]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[446]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[445]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[445]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[444]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[444]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[443]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[443]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[442]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[442]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[441]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[441]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[440]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[440]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[439]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[439]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[438]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[438]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[437]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[437]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[436]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[436]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[435]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[435]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[434]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[434]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[433]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[433]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[432]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[432]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[431]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[431]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[430]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[430]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[429]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[429]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[428]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[428]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[427]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[427]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[426]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[426]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[425]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[425]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[424]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[424]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[423]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[423]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[422]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[422]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[421]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[421]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[420]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[420]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[419]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[419]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[418]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[418]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[417]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[417]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[416]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[416]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[415]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[415]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[414]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[414]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[413]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[413]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[412]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[412]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[411]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[411]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[410]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[410]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[409]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[409]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[408]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[408]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[407]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[407]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[406]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[406]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[405]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[405]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[404]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[404]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[403]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[403]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[402]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[402]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[401]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[401]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[400]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[400]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[399]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[399]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[398]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[398]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[397]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[397]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[396]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[396]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[395]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[395]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[394]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[394]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[393]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[393]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[392]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[392]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[391]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[391]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[390]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[390]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[389]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[389]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[388]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[388]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[387]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[387]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[386]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[386]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[385]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[385]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[384]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[384]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[383]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[383]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[382]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[382]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[381]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[381]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[380]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[380]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[379]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[379]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[378]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[378]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[377]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[377]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[376]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[376]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[375]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[375]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[374]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[374]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[373]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[373]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[372]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[372]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[371]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[371]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[370]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[370]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[369]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[369]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[368]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[368]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[367]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[367]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[366]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[366]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[365]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[365]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[364]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[364]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[363]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[363]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[362]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[362]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[361]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[361]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[360]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[360]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[359]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[359]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[358]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[358]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[357]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[357]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[356]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[356]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[355]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[355]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[354]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[354]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[353]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[353]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[352]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[352]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[351]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[351]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[350]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[350]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[349]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[349]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[348]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[348]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[347]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[347]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[346]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[346]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[345]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[345]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[344]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[344]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[343]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[343]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[342]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[342]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[341]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[341]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[340]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[340]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[339]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[339]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[338]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[338]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[337]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[337]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[336]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[336]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[335]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[335]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[334]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[334]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[333]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[333]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[332]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[332]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[331]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[331]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[330]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[330]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[329]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[329]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[328]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[328]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[327]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[327]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[326]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[326]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[325]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[325]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[324]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[324]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[323]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[323]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[322]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[322]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[321]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[321]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[320]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[320]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[319]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[319]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[318]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[318]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[317]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[317]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[316]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[316]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[315]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[315]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[314]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[314]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[313]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[313]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[312]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[312]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[311]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[311]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[310]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[310]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[309]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[309]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[308]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[308]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[307]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[307]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[306]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[306]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[305]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[305]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[304]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[304]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[303]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[303]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[302]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[302]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[301]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[301]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[300]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[300]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[299]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[299]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[298]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[298]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[297]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[297]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[296]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[296]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[295]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[295]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[294]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[294]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[293]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[293]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[292]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[292]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[291]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[291]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[290]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[290]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[289]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[289]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[288]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[288]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[287]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[287]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[286]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[286]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[285]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[285]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[284]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[284]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[283]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[283]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[282]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[282]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[281]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[281]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[280]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[280]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[279]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[279]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[278]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[278]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[277]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[277]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[276]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[276]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[275]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[275]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[274]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[274]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[273]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[273]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[272]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[272]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[271]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[271]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[270]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[270]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[269]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[269]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[268]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[268]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[267]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[267]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[266]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[266]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[265]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[265]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[264]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[264]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[263]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[263]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[262]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[262]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[261]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[261]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[260]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[260]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[259]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[259]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[258]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[258]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[257]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[257]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[256]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[256]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[255]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[255]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[254]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[254]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[253]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[253]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[252]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[252]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[251]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[251]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[250]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[250]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[249]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[249]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[248]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[248]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[247]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[247]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[246]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[246]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[245]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[245]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[244]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[244]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[243]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[243]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[242]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[242]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[241]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[241]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[240]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[240]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[239]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[239]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[238]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[238]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[237]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[237]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[236]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[236]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[235]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[235]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[234]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[234]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[233]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[233]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[232]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[232]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[231]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[231]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[230]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[230]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[229]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[229]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[228]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[228]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[227]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[227]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[226]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[226]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[225]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[225]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[224]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[224]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[223]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[223]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[222]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[222]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[221]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[221]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[220]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[220]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[219]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[219]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[218]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[218]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[217]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[217]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[216]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[216]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[215]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[215]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[214]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[214]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[213]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[213]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[212]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[212]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[211]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[211]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[210]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[210]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[209]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[209]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[208]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[208]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[207]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[207]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[206]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[206]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[205]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[205]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[204]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[204]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[203]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[203]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[202]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[202]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[201]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[201]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[200]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[200]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[199]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[199]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[198]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[198]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[197]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[197]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[196]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[196]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[195]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[195]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[194]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[194]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[193]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[193]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[192]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[192]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[191]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[191]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[190]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[190]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[189]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[189]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[188]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[188]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[187]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[187]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[186]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[186]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[185]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[185]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[184]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[184]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[183]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[183]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[182]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[182]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[181]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[181]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[180]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[180]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[179]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[179]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[178]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[178]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[177]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[177]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[176]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[176]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[175]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[175]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[174]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[174]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[173]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[173]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[172]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[172]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[171]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[171]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[170]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[170]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[169]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[169]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[168]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[168]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[167]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[167]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[166]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[166]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[165]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[165]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[164]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[164]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[163]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[163]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[162]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[162]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[161]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[161]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[160]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[160]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[159]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[159]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[158]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[158]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[157]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[157]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[156]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[156]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[155]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[155]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[154]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[154]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[153]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[153]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[152]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[152]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[151]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[151]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[150]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[150]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[149]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[149]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[148]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[148]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[147]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[147]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[146]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[146]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[145]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[145]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[144]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[144]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[143]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[143]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[142]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[142]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[141]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[141]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[140]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[140]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[139]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[139]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[138]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[138]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[137]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[137]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[136]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[136]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[135]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[135]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[134]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[134]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[133]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[133]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[132]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[132]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[131]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[131]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[130]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[130]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[129]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[129]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[128]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[128]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[127]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[127]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[126]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[126]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[125]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[125]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[124]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[124]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[123]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[123]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[122]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[122]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[121]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[121]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[120]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[120]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[119]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[119]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[118]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[118]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[117]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[117]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[116]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[116]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[115]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[115]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[114]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[114]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[113]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[113]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[112]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[112]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[111]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[111]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[110]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[110]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[109]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[109]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[108]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[108]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[107]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[107]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[106]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[106]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[105]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[105]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[104]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[104]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[103]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[103]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[102]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[102]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[101]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[101]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[100]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[100]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[99]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[99]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[98]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[98]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[97]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[97]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[96]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[96]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[95]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[95]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[94]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[94]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[93]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[93]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[92]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[92]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[91]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[91]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[90]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[90]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[89]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[89]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[88]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[88]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[87]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[87]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[86]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[86]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[85]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[85]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[84]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[84]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[83]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[83]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[82]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[82]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[81]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[81]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[80]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[80]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[79]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[79]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[78]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[78]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[77]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[77]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[76]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[76]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[75]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[75]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[74]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[74]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[73]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[73]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[72]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[72]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[71]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[71]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[70]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[70]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[69]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[69]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[68]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[68]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[67]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[67]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[66]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[66]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[65]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[65]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[64]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[64]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[63]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[62]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[61]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[60]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[59]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[58]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[57]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[56]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[55]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[54]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[53]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[52]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[51]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[50]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[49]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[48]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[47]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[46]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[45]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[44]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[43]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[42]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[41]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[40]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[39]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[38]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[37]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[36]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[35]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[34]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[33]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[32]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[31]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[30]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[29]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[28]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[27]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[26]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[25]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[24]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[23]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[22]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[21]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[20]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[19]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[18]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[17]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[16]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[15]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[14]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[13]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[12]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[11]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[10]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[9]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[8]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[7]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[6]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[5]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {mem_data_cmd_v_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {mem_data_cmd_v_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_w_v_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_w_v_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_addr_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_addr_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_addr_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_addr_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_addr_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_addr_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_addr_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_addr_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_rd_addr_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_rd_addr_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_w_v_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_w_v_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[63]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[62]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[61]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[60]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[59]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[58]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[57]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[56]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[55]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[54]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[53]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[52]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[51]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[50]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[49]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[48]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[47]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[46]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[45]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[44]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[43]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[42]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[41]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[40]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[39]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[38]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[37]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[36]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[35]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[34]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[33]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[32]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[31]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[30]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[29]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[28]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[27]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[26]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[25]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[24]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[23]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[22]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[21]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[20]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[19]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[18]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[17]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[16]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[15]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[14]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[13]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[12]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[11]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[10]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[9]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[8]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[7]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[6]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[5]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_addr_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_addr_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_op_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_op_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_op_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_op_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_op_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_op_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_mem_op_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_mem_op_o[0]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[63]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[63]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[62]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[62]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[61]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[61]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[60]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[60]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[59]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[59]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[58]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[58]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[57]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[57]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[56]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[56]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[55]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[55]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[54]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[54]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[53]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[53]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[52]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[52]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[51]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[51]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[50]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[50]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[49]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[49]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[48]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[48]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[47]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[47]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[46]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[46]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[45]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[45]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[44]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[44]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[43]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[43]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[42]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[42]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[41]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[41]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[40]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[40]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[39]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[39]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[38]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[38]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[37]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[37]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[36]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[36]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[35]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[35]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[34]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[34]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[33]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[33]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[32]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[32]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[31]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[31]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[30]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[30]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[29]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[29]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[28]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[28]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[27]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[27]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[26]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[26]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[25]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[25]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[24]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[24]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[23]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[23]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[22]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[22]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[21]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[21]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[20]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[20]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[19]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[19]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[18]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[18]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[17]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[17]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[16]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[16]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[15]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[15]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[14]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[14]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[13]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[13]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[12]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[12]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[11]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[11]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[10]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[10]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[9]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[9]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[8]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[8]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[7]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[7]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[6]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[6]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[5]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[5]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[4]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[4]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[3]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[3]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[2]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[2]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[1]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[1]}] +set_output_delay -clock vclk -max 1.8 [get_ports {cmt_data_o[0]}] +set_output_delay -clock vclk -min 0.6 [get_ports {cmt_data_o[0]}] diff --git a/flow/designs/nangate45/bp_multi_top/rules-base.json b/flow/designs/nangate45/bp_multi_top/rules-base.json index 9af846208c..e02144a632 100644 --- a/flow/designs/nangate45/bp_multi_top/rules-base.json +++ b/flow/designs/nangate45/bp_multi_top/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/bp_quad/bsg_chip.sdc b/flow/designs/nangate45/bp_quad/bsg_chip.sdc index d89a844195..791e0bd575 100644 --- a/flow/designs/nangate45/bp_quad/bsg_chip.sdc +++ b/flow/designs/nangate45/bp_quad/bsg_chip.sdc @@ -20,6 +20,9 @@ set mn_delay1 [expr ${l_clk_p1}*0.02] set_units -time ps -resistance kOhm -capacitance fF -power mW -voltage V \ -current uA create_clock [get_ports p_bsg_tag_clk_i] -name tag_clk -period $l_clk_p2 -waveform $wv3 +create_clock -name vclk_tag_clk -period $l_clk_p2 +set_clock_latency [expr $mx_delay2 * 0.5] [get_clocks {tag_clk}] +set_clock_latency [expr $mx_delay2 * 0.5] [get_clocks {vclk_tag_clk}] set_clock_uncertainty -hold $clk_uncertainty [get_clocks tag_clk] create_clock [get_ports p_clk_A_i] -name bp_clk -period $clk_period -waveform $wv1 set_clock_uncertainty $clk_uncertainty [get_clocks bp_clk] @@ -28,10 +31,16 @@ set_clock_uncertainty $clk_uncertainty [get_clocks io_master_clk] create_clock [get_ports p_clk_C_i] -name router_clk -period $clk_period -waveform $wv1 set_clock_uncertainty $clk_uncertainty [get_clocks router_clk] create_clock [get_ports p_ci_clk_i] -name sdi_a_clk -period $l_clk_p1 -waveform $wv2 +create_clock -name vclk_sdi_a_clk -period $l_clk_p1 +set_clock_latency [expr $mx_delay1 * 0.5] [get_clocks {sdi_a_clk}] +set_clock_latency [expr $mx_delay1 * 0.5] [get_clocks {vclk_sdi_a_clk}] set_clock_uncertainty $clk_uncertainty [get_clocks sdi_a_clk] create_clock [get_ports p_ci2_tkn_i] -name sdo_a_tkn_clk -period $l_clk_p1 -waveform $wv2 set_clock_uncertainty $clk_uncertainty [get_clocks sdo_a_tkn_clk] create_clock [get_ports p_co_clk_i] -name sdi_b_clk -period $l_clk_p1 -waveform $wv2 +create_clock -name vclk_sdi_b_clk -period $l_clk_p1 +set_clock_latency [expr $mx_delay1 * 0.5] [get_clocks {sdi_b_clk}] +set_clock_latency [expr $mx_delay1 * 0.5] [get_clocks {vclk_sdi_b_clk}] set_clock_uncertainty $clk_uncertainty [get_clocks sdi_b_clk] create_clock [get_ports p_co2_tkn_i] -name sdo_b_tkn_clk -period $l_clk_p1 -waveform $wv2 set_clock_uncertainty $clk_uncertainty [get_clocks sdo_b_tkn_clk] @@ -54,94 +63,94 @@ set_multicycle_path 1 -setup -to [list [get_ports p_co2_clk_o] [get_ports \ p_co2_6_o] [get_ports p_co2_7_o] [get_ports p_co2_8_o]] set_false_path -from [get_clocks router_clk] -to [get_clocks bp_clk] set_false_path -from [get_clocks tag_clk] -to [get_clocks bp_clk] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_clk_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_clk_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_clk_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_clk_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_clk_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_clk_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_clk_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_clk_i] -set_input_delay -clock tag_clk $mx_delay2 [get_ports p_bsg_tag_data_i] -set_input_delay -clock tag_clk $mx_delay2 [get_ports p_bsg_tag_en_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_v_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_v_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_v_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_v_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_0_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_0_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_0_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_0_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_1_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_1_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_1_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_1_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_2_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_2_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_2_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_2_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_3_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_3_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_3_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_3_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_4_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_4_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_4_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_4_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_5_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_5_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_5_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_5_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_6_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_6_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_6_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_6_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_7_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_7_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_7_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_7_i] -set_input_delay -clock sdi_a_clk -max $mx_delay1 [get_ports p_ci_8_i] -set_input_delay -clock sdi_a_clk -min $mn_delay1 [get_ports p_ci_8_i] -set_input_delay -clock sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_8_i] -set_input_delay -clock sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_8_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_v_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_v_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_v_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_v_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_0_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_0_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_0_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_0_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_1_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_1_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_1_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_1_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_2_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_2_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_2_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_2_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_3_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_3_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_3_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_3_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_4_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_4_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_4_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_4_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_5_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_5_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_5_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_5_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_6_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_6_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_6_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_6_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_7_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_7_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_7_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_7_i] -set_input_delay -clock sdi_b_clk -max $mx_delay1 [get_ports p_co_8_i] -set_input_delay -clock sdi_b_clk -min $mn_delay1 [get_ports p_co_8_i] -set_input_delay -clock sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_8_i] -set_input_delay -clock sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_8_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_clk_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_clk_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_clk_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_clk_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_clk_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_clk_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_clk_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_clk_i] +set_input_delay -clock vclk_tag_clk $mx_delay2 [get_ports p_bsg_tag_data_i] +set_input_delay -clock vclk_tag_clk $mx_delay2 [get_ports p_bsg_tag_en_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_v_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_v_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_v_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_v_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_0_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_0_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_0_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_0_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_1_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_1_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_1_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_1_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_2_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_2_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_2_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_2_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_3_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_3_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_3_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_3_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_4_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_4_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_4_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_4_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_5_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_5_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_5_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_5_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_6_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_6_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_6_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_6_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_7_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_7_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_7_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_7_i] +set_input_delay -clock vclk_sdi_a_clk -max $mx_delay1 [get_ports p_ci_8_i] +set_input_delay -clock vclk_sdi_a_clk -min $mn_delay1 [get_ports p_ci_8_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_ci_8_i] +set_input_delay -clock vclk_sdi_a_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_ci_8_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_v_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_v_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_v_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_v_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_0_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_0_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_0_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_0_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_1_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_1_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_1_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_1_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_2_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_2_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_2_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_2_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_3_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_3_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_3_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_3_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_4_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_4_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_4_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_4_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_5_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_5_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_5_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_5_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_6_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_6_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_6_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_6_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_7_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_7_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_7_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_7_i] +set_input_delay -clock vclk_sdi_b_clk -max $mx_delay1 [get_ports p_co_8_i] +set_input_delay -clock vclk_sdi_b_clk -min $mn_delay1 [get_ports p_co_8_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -max $mx_delay1 -add_delay [get_ports p_co_8_i] +set_input_delay -clock vclk_sdi_b_clk -clock_fall -min $mn_delay1 -add_delay [get_ports p_co_8_i] set_timing_derate -early -cell_delay 0.97 [get_cells {bp_processor/cc/y_0__x_0__tile_node/tile/core/fe/mem/icache/tag_mem/macro_bmem/db1_wb_0__bank/macro_mem}] ;# tclint-disable-line line-length diff --git a/flow/designs/nangate45/bp_quad/rules-base.json b/flow/designs/nangate45/bp_quad/rules-base.json index f486e1db81..5a2576b859 100644 --- a/flow/designs/nangate45/bp_quad/rules-base.json +++ b/flow/designs/nangate45/bp_quad/rules-base.json @@ -104,7 +104,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 8, + "value": 11, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/dynamic_node/constraint.sdc b/flow/designs/nangate45/dynamic_node/constraint.sdc index 80c65d63a6..9ca68dcaab 100644 --- a/flow/designs/nangate45/dynamic_node/constraint.sdc +++ b/flow/designs/nangate45/dynamic_node/constraint.sdc @@ -7,1390 +7,1393 @@ current_design dynamic_node_top_wrap # Timing Constraints ############################################################################### create_clock -name clk -period 6.0 [get_ports {clk}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[14]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[14]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[15]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[15]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[16]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[16]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[17]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[17]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[18]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[18]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[19]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[19]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[20]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[20]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[21]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[21]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[22]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[22]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[23]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[23]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[24]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[24]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[25]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[25]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[26]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[26]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[27]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[27]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[28]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[28]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[29]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[29]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[30]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[30]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[31]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[31]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[32]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[32]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[33]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[33]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[34]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[34]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[35]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[35]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[36]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[36]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[37]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[37]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[38]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[38]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[39]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[39]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[40]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[40]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[41]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[41]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[42]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[42]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[43]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[43]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[44]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[44]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[45]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[45]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[46]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[46]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[47]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[47]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[48]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[48]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[49]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[49]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[50]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[50]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[51]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[51]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[52]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[52]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[53]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[53]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[54]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[54]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[55]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[55]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[56]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[56]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[57]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[57]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[58]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[58]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[59]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[59]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[60]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[60]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[61]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[61]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[62]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[62]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[63]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[63]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_E[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_E[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[14]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[14]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[15]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[15]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[16]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[16]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[17]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[17]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[18]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[18]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[19]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[19]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[20]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[20]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[21]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[21]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[22]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[22]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[23]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[23]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[24]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[24]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[25]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[25]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[26]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[26]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[27]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[27]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[28]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[28]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[29]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[29]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[30]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[30]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[31]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[31]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[32]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[32]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[33]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[33]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[34]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[34]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[35]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[35]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[36]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[36]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[37]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[37]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[38]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[38]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[39]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[39]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[40]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[40]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[41]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[41]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[42]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[42]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[43]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[43]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[44]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[44]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[45]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[45]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[46]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[46]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[47]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[47]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[48]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[48]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[49]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[49]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[50]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[50]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[51]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[51]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[52]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[52]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[53]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[53]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[54]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[54]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[55]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[55]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[56]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[56]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[57]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[57]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[58]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[58]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[59]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[59]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[60]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[60]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[61]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[61]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[62]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[62]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[63]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[63]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_N[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_N[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[14]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[14]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[15]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[15]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[16]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[16]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[17]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[17]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[18]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[18]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[19]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[19]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[20]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[20]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[21]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[21]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[22]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[22]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[23]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[23]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[24]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[24]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[25]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[25]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[26]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[26]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[27]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[27]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[28]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[28]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[29]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[29]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[30]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[30]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[31]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[31]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[32]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[32]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[33]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[33]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[34]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[34]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[35]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[35]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[36]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[36]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[37]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[37]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[38]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[38]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[39]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[39]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[40]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[40]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[41]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[41]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[42]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[42]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[43]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[43]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[44]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[44]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[45]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[45]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[46]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[46]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[47]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[47]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[48]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[48]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[49]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[49]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[50]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[50]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[51]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[51]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[52]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[52]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[53]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[53]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[54]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[54]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[55]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[55]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[56]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[56]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[57]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[57]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[58]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[58]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[59]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[59]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[60]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[60]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[61]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[61]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[62]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[62]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[63]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[63]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_P[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_P[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[14]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[14]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[15]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[15]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[16]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[16]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[17]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[17]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[18]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[18]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[19]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[19]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[20]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[20]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[21]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[21]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[22]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[22]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[23]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[23]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[24]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[24]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[25]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[25]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[26]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[26]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[27]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[27]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[28]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[28]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[29]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[29]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[30]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[30]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[31]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[31]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[32]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[32]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[33]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[33]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[34]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[34]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[35]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[35]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[36]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[36]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[37]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[37]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[38]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[38]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[39]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[39]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[40]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[40]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[41]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[41]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[42]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[42]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[43]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[43]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[44]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[44]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[45]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[45]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[46]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[46]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[47]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[47]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[48]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[48]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[49]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[49]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[50]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[50]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[51]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[51]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[52]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[52]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[53]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[53]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[54]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[54]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[55]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[55]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[56]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[56]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[57]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[57]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[58]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[58]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[59]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[59]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[60]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[60]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[61]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[61]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[62]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[62]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[63]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[63]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_S[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_S[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[14]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[14]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[15]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[15]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[16]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[16]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[17]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[17]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[18]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[18]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[19]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[19]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[20]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[20]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[21]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[21]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[22]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[22]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[23]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[23]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[24]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[24]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[25]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[25]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[26]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[26]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[27]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[27]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[28]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[28]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[29]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[29]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[30]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[30]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[31]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[31]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[32]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[32]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[33]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[33]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[34]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[34]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[35]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[35]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[36]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[36]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[37]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[37]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[38]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[38]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[39]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[39]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[40]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[40]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[41]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[41]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[42]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[42]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[43]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[43]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[44]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[44]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[45]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[45]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[46]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[46]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[47]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[47]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[48]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[48]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[49]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[49]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[50]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[50]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[51]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[51]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[52]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[52]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[53]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[53]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[54]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[54]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[55]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[55]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[56]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[56]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[57]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[57]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[58]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[58]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[59]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[59]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[60]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[60]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[61]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[61]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[62]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[62]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[63]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[63]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataIn_W[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataIn_W[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[10]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[10]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[11]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[11]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[12]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[12]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[13]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[13]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[8]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[8]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myChipID[9]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myChipID[9]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocX[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocX[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[0]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[0]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[1]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[1]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[2]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[2]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[3]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[3]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[4]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[4]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[5]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[5]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[6]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[6]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {myLocY[7]}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {myLocY[7]}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {reset_in}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {reset_in}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validIn_E}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validIn_E}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validIn_N}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validIn_N}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validIn_P}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validIn_P}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validIn_S}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validIn_S}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validIn_W}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validIn_W}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyIn_E}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyIn_E}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyIn_N}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyIn_N}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyIn_P}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyIn_P}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyIn_S}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyIn_S}] -set_input_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyIn_W}] -set_input_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyIn_W}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[0]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[0]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[10]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[10]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[11]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[11]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[12]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[12]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[13]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[13]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[14]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[14]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[15]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[15]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[16]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[16]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[17]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[17]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[18]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[18]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[19]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[19]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[1]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[1]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[20]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[20]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[21]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[21]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[22]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[22]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[23]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[23]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[24]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[24]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[25]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[25]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[26]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[26]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[27]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[27]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[28]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[28]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[29]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[29]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[2]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[2]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[30]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[30]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[31]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[31]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[32]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[32]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[33]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[33]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[34]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[34]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[35]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[35]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[36]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[36]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[37]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[37]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[38]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[38]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[39]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[39]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[3]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[3]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[40]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[40]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[41]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[41]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[42]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[42]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[43]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[43]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[44]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[44]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[45]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[45]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[46]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[46]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[47]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[47]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[48]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[48]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[49]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[49]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[4]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[4]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[50]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[50]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[51]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[51]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[52]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[52]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[53]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[53]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[54]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[54]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[55]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[55]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[56]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[56]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[57]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[57]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[58]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[58]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[59]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[59]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[5]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[5]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[60]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[60]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[61]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[61]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[62]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[62]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[63]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[63]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[6]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[6]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[7]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[7]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[8]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[8]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_E[9]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_E[9]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[0]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[0]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[10]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[10]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[11]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[11]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[12]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[12]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[13]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[13]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[14]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[14]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[15]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[15]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[16]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[16]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[17]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[17]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[18]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[18]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[19]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[19]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[1]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[1]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[20]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[20]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[21]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[21]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[22]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[22]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[23]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[23]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[24]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[24]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[25]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[25]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[26]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[26]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[27]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[27]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[28]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[28]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[29]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[29]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[2]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[2]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[30]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[30]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[31]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[31]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[32]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[32]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[33]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[33]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[34]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[34]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[35]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[35]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[36]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[36]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[37]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[37]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[38]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[38]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[39]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[39]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[3]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[3]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[40]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[40]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[41]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[41]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[42]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[42]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[43]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[43]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[44]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[44]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[45]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[45]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[46]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[46]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[47]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[47]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[48]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[48]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[49]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[49]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[4]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[4]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[50]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[50]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[51]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[51]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[52]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[52]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[53]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[53]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[54]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[54]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[55]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[55]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[56]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[56]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[57]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[57]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[58]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[58]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[59]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[59]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[5]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[5]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[60]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[60]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[61]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[61]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[62]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[62]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[63]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[63]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[6]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[6]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[7]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[7]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[8]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[8]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_N[9]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_N[9]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[0]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[0]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[10]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[10]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[11]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[11]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[12]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[12]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[13]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[13]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[14]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[14]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[15]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[15]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[16]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[16]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[17]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[17]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[18]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[18]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[19]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[19]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[1]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[1]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[20]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[20]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[21]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[21]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[22]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[22]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[23]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[23]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[24]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[24]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[25]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[25]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[26]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[26]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[27]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[27]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[28]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[28]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[29]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[29]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[2]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[2]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[30]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[30]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[31]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[31]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[32]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[32]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[33]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[33]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[34]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[34]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[35]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[35]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[36]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[36]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[37]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[37]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[38]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[38]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[39]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[39]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[3]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[3]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[40]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[40]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[41]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[41]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[42]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[42]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[43]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[43]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[44]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[44]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[45]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[45]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[46]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[46]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[47]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[47]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[48]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[48]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[49]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[49]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[4]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[4]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[50]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[50]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[51]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[51]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[52]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[52]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[53]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[53]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[54]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[54]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[55]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[55]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[56]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[56]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[57]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[57]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[58]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[58]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[59]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[59]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[5]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[5]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[60]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[60]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[61]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[61]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[62]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[62]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[63]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[63]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[6]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[6]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[7]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[7]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[8]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[8]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_P[9]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_P[9]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[0]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[0]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[10]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[10]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[11]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[11]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[12]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[12]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[13]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[13]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[14]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[14]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[15]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[15]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[16]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[16]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[17]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[17]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[18]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[18]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[19]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[19]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[1]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[1]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[20]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[20]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[21]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[21]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[22]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[22]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[23]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[23]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[24]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[24]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[25]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[25]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[26]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[26]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[27]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[27]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[28]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[28]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[29]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[29]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[2]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[2]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[30]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[30]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[31]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[31]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[32]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[32]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[33]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[33]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[34]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[34]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[35]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[35]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[36]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[36]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[37]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[37]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[38]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[38]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[39]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[39]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[3]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[3]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[40]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[40]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[41]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[41]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[42]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[42]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[43]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[43]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[44]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[44]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[45]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[45]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[46]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[46]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[47]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[47]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[48]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[48]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[49]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[49]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[4]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[4]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[50]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[50]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[51]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[51]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[52]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[52]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[53]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[53]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[54]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[54]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[55]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[55]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[56]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[56]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[57]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[57]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[58]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[58]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[59]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[59]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[5]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[5]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[60]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[60]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[61]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[61]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[62]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[62]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[63]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[63]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[6]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[6]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[7]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[7]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[8]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[8]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_S[9]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_S[9]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[0]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[0]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[10]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[10]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[11]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[11]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[12]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[12]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[13]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[13]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[14]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[14]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[15]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[15]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[16]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[16]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[17]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[17]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[18]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[18]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[19]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[19]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[1]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[1]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[20]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[20]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[21]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[21]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[22]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[22]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[23]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[23]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[24]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[24]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[25]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[25]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[26]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[26]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[27]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[27]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[28]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[28]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[29]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[29]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[2]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[2]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[30]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[30]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[31]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[31]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[32]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[32]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[33]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[33]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[34]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[34]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[35]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[35]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[36]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[36]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[37]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[37]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[38]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[38]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[39]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[39]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[3]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[3]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[40]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[40]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[41]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[41]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[42]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[42]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[43]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[43]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[44]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[44]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[45]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[45]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[46]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[46]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[47]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[47]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[48]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[48]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[49]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[49]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[4]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[4]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[50]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[50]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[51]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[51]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[52]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[52]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[53]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[53]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[54]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[54]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[55]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[55]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[56]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[56]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[57]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[57]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[58]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[58]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[59]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[59]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[5]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[5]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[60]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[60]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[61]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[61]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[62]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[62]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[63]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[63]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[6]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[6]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[7]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[7]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[8]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[8]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {dataOut_W[9]}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {dataOut_W[9]}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {thanksIn_P}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {thanksIn_P}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validOut_E}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validOut_E}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validOut_N}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validOut_N}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validOut_P}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validOut_P}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validOut_S}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validOut_S}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {validOut_W}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {validOut_W}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyOut_E}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyOut_E}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyOut_N}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyOut_N}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyOut_P}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyOut_P}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyOut_S}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyOut_S}] -set_output_delay 4.0200 -clock [get_clocks {clk}] -min -add_delay [get_ports {yummyOut_W}] -set_output_delay 5.1000 -clock [get_clocks {clk}] -max -add_delay [get_ports {yummyOut_W}] +create_clock -name vclk -period 6.0 +set_clock_latency 2.55 [get_clocks {clk}] +set_clock_latency 2.55 [get_clocks {vclk}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[14]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[14]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[15]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[15]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[16]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[16]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[17]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[17]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[18]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[18]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[19]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[19]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[20]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[20]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[21]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[21]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[22]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[22]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[23]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[23]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[24]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[24]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[25]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[25]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[26]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[26]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[27]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[27]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[28]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[28]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[29]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[29]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[30]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[30]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[31]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[31]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[32]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[32]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[33]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[33]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[34]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[34]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[35]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[35]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[36]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[36]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[37]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[37]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[38]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[38]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[39]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[39]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[40]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[40]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[41]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[41]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[42]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[42]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[43]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[43]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[44]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[44]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[45]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[45]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[46]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[46]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[47]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[47]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[48]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[48]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[49]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[49]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[50]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[50]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[51]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[51]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[52]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[52]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[53]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[53]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[54]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[54]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[55]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[55]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[56]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[56]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[57]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[57]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[58]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[58]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[59]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[59]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[60]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[60]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[61]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[61]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[62]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[62]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[63]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[63]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[14]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[14]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[15]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[15]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[16]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[16]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[17]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[17]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[18]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[18]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[19]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[19]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[20]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[20]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[21]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[21]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[22]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[22]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[23]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[23]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[24]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[24]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[25]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[25]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[26]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[26]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[27]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[27]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[28]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[28]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[29]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[29]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[30]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[30]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[31]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[31]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[32]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[32]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[33]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[33]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[34]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[34]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[35]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[35]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[36]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[36]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[37]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[37]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[38]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[38]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[39]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[39]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[40]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[40]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[41]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[41]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[42]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[42]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[43]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[43]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[44]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[44]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[45]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[45]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[46]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[46]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[47]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[47]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[48]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[48]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[49]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[49]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[50]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[50]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[51]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[51]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[52]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[52]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[53]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[53]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[54]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[54]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[55]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[55]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[56]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[56]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[57]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[57]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[58]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[58]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[59]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[59]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[60]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[60]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[61]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[61]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[62]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[62]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[63]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[63]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_N[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_N[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[14]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[14]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[15]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[15]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[16]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[16]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[17]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[17]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[18]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[18]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[19]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[19]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[20]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[20]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[21]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[21]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[22]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[22]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[23]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[23]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[24]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[24]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[25]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[25]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[26]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[26]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[27]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[27]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[28]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[28]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[29]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[29]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[30]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[30]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[31]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[31]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[32]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[32]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[33]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[33]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[34]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[34]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[35]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[35]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[36]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[36]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[37]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[37]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[38]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[38]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[39]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[39]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[40]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[40]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[41]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[41]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[42]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[42]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[43]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[43]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[44]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[44]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[45]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[45]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[46]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[46]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[47]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[47]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[48]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[48]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[49]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[49]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[50]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[50]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[51]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[51]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[52]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[52]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[53]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[53]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[54]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[54]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[55]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[55]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[56]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[56]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[57]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[57]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[58]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[58]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[59]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[59]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[60]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[60]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[61]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[61]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[62]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[62]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[63]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[63]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_P[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_P[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[14]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[14]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[15]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[15]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[16]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[16]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[17]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[17]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[18]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[18]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[19]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[19]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[20]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[20]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[21]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[21]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[22]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[22]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[23]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[23]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[24]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[24]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[25]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[25]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[26]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[26]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[27]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[27]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[28]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[28]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[29]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[29]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[30]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[30]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[31]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[31]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[32]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[32]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[33]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[33]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[34]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[34]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[35]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[35]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[36]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[36]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[37]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[37]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[38]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[38]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[39]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[39]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[40]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[40]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[41]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[41]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[42]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[42]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[43]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[43]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[44]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[44]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[45]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[45]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[46]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[46]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[47]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[47]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[48]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[48]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[49]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[49]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[50]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[50]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[51]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[51]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[52]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[52]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[53]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[53]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[54]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[54]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[55]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[55]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[56]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[56]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[57]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[57]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[58]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[58]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[59]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[59]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[60]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[60]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[61]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[61]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[62]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[62]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[63]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[63]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_S[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_S[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[14]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[14]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[15]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[15]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[16]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[16]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[17]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[17]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[18]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[18]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[19]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[19]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[20]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[20]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[21]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[21]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[22]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[22]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[23]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[23]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[24]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[24]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[25]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[25]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[26]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[26]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[27]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[27]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[28]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[28]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[29]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[29]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[30]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[30]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[31]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[31]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[32]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[32]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[33]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[33]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[34]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[34]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[35]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[35]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[36]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[36]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[37]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[37]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[38]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[38]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[39]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[39]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[40]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[40]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[41]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[41]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[42]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[42]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[43]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[43]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[44]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[44]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[45]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[45]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[46]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[46]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[47]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[47]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[48]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[48]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[49]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[49]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[50]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[50]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[51]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[51]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[52]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[52]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[53]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[53]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[54]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[54]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[55]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[55]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[56]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[56]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[57]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[57]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[58]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[58]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[59]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[59]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[60]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[60]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[61]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[61]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[62]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[62]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[63]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[63]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_W[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_W[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[10]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[10]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[11]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[11]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[12]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[12]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[13]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[13]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[8]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[8]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myChipID[9]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myChipID[9]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocX[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocX[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[0]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[0]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[1]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[1]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[2]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[2]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[3]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[3]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[4]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[4]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[5]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[5]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[6]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[6]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {myLocY[7]}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {myLocY[7]}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {reset_in}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {reset_in}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validIn_E}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validIn_E}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validIn_N}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validIn_N}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validIn_P}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validIn_P}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validIn_S}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validIn_S}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validIn_W}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validIn_W}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyIn_E}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyIn_E}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyIn_N}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyIn_N}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyIn_P}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyIn_P}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyIn_S}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyIn_S}] +set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyIn_W}] +set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyIn_W}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[0]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[0]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[10]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[10]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[11]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[11]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[12]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[12]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[13]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[13]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[14]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[14]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[15]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[15]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[16]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[16]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[17]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[17]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[18]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[18]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[19]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[19]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[1]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[1]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[20]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[20]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[21]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[21]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[22]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[22]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[23]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[23]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[24]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[24]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[25]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[25]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[26]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[26]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[27]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[27]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[28]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[28]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[29]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[29]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[2]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[2]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[30]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[30]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[31]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[31]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[32]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[32]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[33]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[33]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[34]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[34]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[35]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[35]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[36]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[36]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[37]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[37]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[38]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[38]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[39]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[39]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[3]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[3]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[40]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[40]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[41]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[41]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[42]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[42]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[43]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[43]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[44]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[44]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[45]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[45]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[46]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[46]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[47]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[47]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[48]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[48]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[49]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[49]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[4]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[4]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[50]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[50]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[51]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[51]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[52]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[52]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[53]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[53]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[54]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[54]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[55]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[55]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[56]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[56]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[57]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[57]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[58]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[58]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[59]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[59]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[5]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[5]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[60]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[60]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[61]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[61]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[62]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[62]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[63]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[63]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[6]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[6]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[7]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[7]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[8]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[8]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_E[9]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_E[9]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[0]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[0]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[10]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[10]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[11]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[11]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[12]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[12]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[13]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[13]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[14]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[14]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[15]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[15]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[16]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[16]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[17]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[17]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[18]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[18]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[19]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[19]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[1]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[1]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[20]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[20]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[21]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[21]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[22]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[22]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[23]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[23]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[24]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[24]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[25]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[25]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[26]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[26]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[27]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[27]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[28]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[28]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[29]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[29]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[2]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[2]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[30]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[30]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[31]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[31]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[32]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[32]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[33]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[33]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[34]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[34]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[35]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[35]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[36]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[36]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[37]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[37]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[38]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[38]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[39]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[39]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[3]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[3]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[40]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[40]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[41]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[41]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[42]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[42]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[43]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[43]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[44]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[44]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[45]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[45]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[46]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[46]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[47]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[47]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[48]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[48]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[49]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[49]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[4]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[4]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[50]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[50]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[51]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[51]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[52]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[52]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[53]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[53]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[54]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[54]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[55]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[55]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[56]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[56]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[57]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[57]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[58]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[58]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[59]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[59]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[5]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[5]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[60]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[60]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[61]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[61]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[62]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[62]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[63]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[63]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[6]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[6]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[7]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[7]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[8]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[8]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_N[9]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_N[9]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[0]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[0]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[10]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[10]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[11]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[11]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[12]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[12]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[13]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[13]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[14]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[14]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[15]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[15]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[16]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[16]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[17]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[17]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[18]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[18]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[19]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[19]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[1]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[1]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[20]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[20]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[21]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[21]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[22]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[22]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[23]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[23]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[24]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[24]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[25]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[25]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[26]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[26]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[27]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[27]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[28]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[28]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[29]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[29]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[2]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[2]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[30]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[30]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[31]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[31]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[32]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[32]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[33]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[33]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[34]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[34]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[35]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[35]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[36]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[36]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[37]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[37]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[38]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[38]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[39]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[39]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[3]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[3]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[40]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[40]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[41]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[41]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[42]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[42]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[43]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[43]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[44]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[44]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[45]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[45]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[46]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[46]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[47]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[47]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[48]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[48]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[49]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[49]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[4]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[4]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[50]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[50]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[51]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[51]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[52]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[52]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[53]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[53]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[54]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[54]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[55]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[55]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[56]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[56]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[57]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[57]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[58]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[58]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[59]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[59]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[5]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[5]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[60]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[60]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[61]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[61]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[62]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[62]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[63]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[63]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[6]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[6]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[7]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[7]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[8]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[8]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_P[9]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_P[9]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[0]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[0]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[10]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[10]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[11]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[11]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[12]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[12]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[13]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[13]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[14]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[14]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[15]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[15]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[16]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[16]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[17]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[17]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[18]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[18]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[19]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[19]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[1]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[1]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[20]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[20]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[21]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[21]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[22]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[22]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[23]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[23]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[24]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[24]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[25]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[25]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[26]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[26]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[27]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[27]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[28]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[28]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[29]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[29]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[2]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[2]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[30]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[30]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[31]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[31]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[32]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[32]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[33]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[33]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[34]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[34]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[35]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[35]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[36]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[36]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[37]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[37]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[38]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[38]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[39]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[39]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[3]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[3]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[40]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[40]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[41]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[41]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[42]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[42]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[43]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[43]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[44]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[44]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[45]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[45]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[46]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[46]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[47]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[47]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[48]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[48]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[49]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[49]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[4]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[4]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[50]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[50]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[51]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[51]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[52]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[52]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[53]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[53]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[54]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[54]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[55]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[55]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[56]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[56]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[57]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[57]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[58]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[58]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[59]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[59]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[5]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[5]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[60]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[60]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[61]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[61]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[62]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[62]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[63]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[63]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[6]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[6]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[7]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[7]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[8]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[8]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_S[9]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_S[9]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[0]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[0]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[10]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[10]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[11]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[11]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[12]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[12]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[13]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[13]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[14]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[14]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[15]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[15]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[16]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[16]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[17]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[17]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[18]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[18]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[19]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[19]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[1]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[1]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[20]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[20]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[21]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[21]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[22]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[22]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[23]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[23]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[24]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[24]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[25]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[25]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[26]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[26]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[27]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[27]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[28]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[28]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[29]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[29]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[2]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[2]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[30]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[30]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[31]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[31]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[32]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[32]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[33]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[33]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[34]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[34]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[35]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[35]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[36]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[36]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[37]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[37]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[38]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[38]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[39]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[39]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[3]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[3]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[40]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[40]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[41]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[41]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[42]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[42]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[43]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[43]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[44]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[44]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[45]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[45]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[46]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[46]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[47]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[47]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[48]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[48]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[49]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[49]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[4]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[4]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[50]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[50]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[51]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[51]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[52]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[52]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[53]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[53]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[54]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[54]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[55]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[55]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[56]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[56]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[57]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[57]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[58]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[58]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[59]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[59]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[5]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[5]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[60]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[60]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[61]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[61]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[62]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[62]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[63]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[63]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[6]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[6]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[7]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[7]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[8]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[8]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataOut_W[9]}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataOut_W[9]}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {thanksIn_P}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {thanksIn_P}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validOut_E}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validOut_E}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validOut_N}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validOut_N}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validOut_P}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validOut_P}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validOut_S}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validOut_S}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {validOut_W}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {validOut_W}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyOut_E}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyOut_E}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyOut_N}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyOut_N}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyOut_P}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyOut_P}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyOut_S}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyOut_S}] +set_output_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {yummyOut_W}] +set_output_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {yummyOut_W}] ############################################################################### # Environment ############################################################################### diff --git a/flow/designs/nangate45/dynamic_node/rules-base.json b/flow/designs/nangate45/dynamic_node/rules-base.json index 7bfbb31540..ec38493870 100644 --- a/flow/designs/nangate45/dynamic_node/rules-base.json +++ b/flow/designs/nangate45/dynamic_node/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/gcd/constraint.sdc b/flow/designs/nangate45/gcd/constraint.sdc index c6d4b902be..0b0a3978c2 100644 --- a/flow/designs/nangate45/gcd/constraint.sdc +++ b/flow/designs/nangate45/gcd/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/gcd/rules-base.json b/flow/designs/nangate45/gcd/rules-base.json index 94ceccbed8..c54eeadf0c 100644 --- a/flow/designs/nangate45/gcd/rules-base.json +++ b/flow/designs/nangate45/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/ibex/constraint.sdc b/flow/designs/nangate45/ibex/constraint.sdc index 38667319ac..7f0d00bfa7 100644 --- a/flow/designs/nangate45/ibex/constraint.sdc +++ b/flow/designs/nangate45/ibex/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/ibex/rules-base.json b/flow/designs/nangate45/ibex/rules-base.json index b09e25a906..09d3f674b7 100644 --- a/flow/designs/nangate45/ibex/rules-base.json +++ b/flow/designs/nangate45/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/jpeg/constraint.sdc b/flow/designs/nangate45/jpeg/constraint.sdc index dc4e51cf44..0b36a31abb 100644 --- a/flow/designs/nangate45/jpeg/constraint.sdc +++ b/flow/designs/nangate45/jpeg/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/jpeg/rules-base.json b/flow/designs/nangate45/jpeg/rules-base.json index 28e68745bb..1f7bd69ece 100644 --- a/flow/designs/nangate45/jpeg/rules-base.json +++ b/flow/designs/nangate45/jpeg/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/mempool_group/mempool_group.sdc b/flow/designs/nangate45/mempool_group/mempool_group.sdc index 89a10059a5..a8f54aa908 100755 --- a/flow/designs/nangate45/mempool_group/mempool_group.sdc +++ b/flow/designs/nangate45/mempool_group/mempool_group.sdc @@ -11,9 +11,6 @@ set clock_port_mempool_tile clk_i create_clock -name clk_i -period $clock_cycle [get_ports $clock_port_mempool_tile] set_clock_uncertainty $uncertainty [all_clocks] -set_input_delay -clock [get_clocks clk_i] -add_delay -max $io_delay \ - [all_inputs -no_clocks] -set_output_delay -clock [get_clocks clk_i] -add_delay -max $io_delay [all_outputs] set_max_transition $maxTransition -clock_path [get_clocks clk_i] set_clock_latency $pre_cts_clock_latency_estimate [get_clocks clk_i] #set_propagated_clock [get_clocks clk_i] @@ -25,6 +22,9 @@ set_clock_uncertainty $uncertainty [get_clocks vclk_i] set_clock_latency $pre_cts_clock_latency_estimate [get_clocks vclk_i] set_max_transition $maxTransition -clock_path [get_clocks vclk_i] +set_input_delay -clock [get_clocks vclk_i] -add_delay -max $io_delay \ + [all_inputs -no_clocks] +set_output_delay -clock [get_clocks vclk_i] -add_delay -max $io_delay [all_outputs] set_case_analysis 0 [get_ports scan_enable_i] set_max_fanout $maxFanout [current_design] diff --git a/flow/designs/nangate45/swerv/constraint.sdc b/flow/designs/nangate45/swerv/constraint.sdc index 388a7027b0..1248edd19e 100644 --- a/flow/designs/nangate45/swerv/constraint.sdc +++ b/flow/designs/nangate45/swerv/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/swerv/rules-base.json b/flow/designs/nangate45/swerv/rules-base.json index 1d42413cb3..35e26d3adc 100644 --- a/flow/designs/nangate45/swerv/rules-base.json +++ b/flow/designs/nangate45/swerv/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/nangate45/swerv_wrapper/constraint.sdc b/flow/designs/nangate45/swerv_wrapper/constraint.sdc index f7c9f08b64..a150cc19a7 100644 --- a/flow/designs/nangate45/swerv_wrapper/constraint.sdc +++ b/flow/designs/nangate45/swerv_wrapper/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/nangate45/swerv_wrapper/rules-base.json b/flow/designs/nangate45/swerv_wrapper/rules-base.json index 77672acde3..a6b7f85fc9 100644 --- a/flow/designs/nangate45/swerv_wrapper/rules-base.json +++ b/flow/designs/nangate45/swerv_wrapper/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/aes/constraint.sdc b/flow/designs/sky130hd/aes/constraint.sdc index 78f4a123f1..819093c9b7 100644 --- a/flow/designs/sky130hd/aes/constraint.sdc +++ b/flow/designs/sky130hd/aes/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/aes/rules-base.json b/flow/designs/sky130hd/aes/rules-base.json index ac274a7a7c..4299ba4ef2 100644 --- a/flow/designs/sky130hd/aes/rules-base.json +++ b/flow/designs/sky130hd/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/chameleon/constraint.sdc b/flow/designs/sky130hd/chameleon/constraint.sdc index d37cfd7533..e00ecac32c 100644 --- a/flow/designs/sky130hd/chameleon/constraint.sdc +++ b/flow/designs/sky130hd/chameleon/constraint.sdc @@ -6,8 +6,12 @@ set clk_io_pct 0.1 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/chameleon/rules-base.json b/flow/designs/sky130hd/chameleon/rules-base.json index 5fe209b319..2bf339fa88 100644 --- a/flow/designs/sky130hd/chameleon/rules-base.json +++ b/flow/designs/sky130hd/chameleon/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -12.3, + "value": -18.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -11.4, + "value": -13.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -8.2, + "value": -10.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 6493440, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/sky130hd/gcd/constraint.sdc b/flow/designs/sky130hd/gcd/constraint.sdc index fadfedd028..535702a25d 100644 --- a/flow/designs/sky130hd/gcd/constraint.sdc +++ b/flow/designs/sky130hd/gcd/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/gcd/rules-base.json b/flow/designs/sky130hd/gcd/rules-base.json index 70cad88569..4181affde2 100644 --- a/flow/designs/sky130hd/gcd/rules-base.json +++ b/flow/designs/sky130hd/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/ibex/constraint.sdc b/flow/designs/sky130hd/ibex/constraint.sdc index fed426995f..0d502db980 100644 --- a/flow/designs/sky130hd/ibex/constraint.sdc +++ b/flow/designs/sky130hd/ibex/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/ibex/constraint_doe.sdc b/flow/designs/sky130hd/ibex/constraint_doe.sdc index 31ddde31d7..9f3f772f51 100644 --- a/flow/designs/sky130hd/ibex/constraint_doe.sdc +++ b/flow/designs/sky130hd/ibex/constraint_doe.sdc @@ -8,8 +8,11 @@ current_design ibex_core # Timing Constraints ############################################################################### create_clock -name core_clock -period 15.0 -waveform {0.0000 7.5} [get_ports {clk_i}] +create_clock -name vclk -period 15.0 +set_clock_latency [expr $io_delay * 0.5] [get_clocks {core_clock}] +set_clock_latency [expr $io_delay * 0.5] [get_clocks {vclk}] set_clock_uncertainty $uncertainty [all_clocks] # -set_input_delay -clock [get_clocks core_clock] -add_delay -max $io_delay [all_inputs] -set_output_delay -clock [get_clocks core_clock] -add_delay -max $io_delay [all_outputs] +set_input_delay -clock [get_clocks {vclk}] -add_delay -max $io_delay [all_inputs] +set_output_delay -clock [get_clocks {vclk}] -add_delay -max $io_delay [all_outputs] diff --git a/flow/designs/sky130hd/ibex/rules-base.json b/flow/designs/sky130hd/ibex/rules-base.json index ce318903d1..8236a577ff 100644 --- a/flow/designs/sky130hd/ibex/rules-base.json +++ b/flow/designs/sky130hd/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/jpeg/constraint.sdc b/flow/designs/sky130hd/jpeg/constraint.sdc index 99efc05739..3e9d6db042 100644 --- a/flow/designs/sky130hd/jpeg/constraint.sdc +++ b/flow/designs/sky130hd/jpeg/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/jpeg/rules-base.json b/flow/designs/sky130hd/jpeg/rules-base.json index 11452c100b..9dcda76b3b 100644 --- a/flow/designs/sky130hd/jpeg/rules-base.json +++ b/flow/designs/sky130hd/jpeg/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/microwatt/constraint.sdc b/flow/designs/sky130hd/microwatt/constraint.sdc index 55170d5f75..4043d3fa3e 100644 --- a/flow/designs/sky130hd/microwatt/constraint.sdc +++ b/flow/designs/sky130hd/microwatt/constraint.sdc @@ -8,36 +8,41 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] # Should we create a virtual clock to constrain the UART since it is a much slower clock? -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports uart0_rxd] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports uart0_txd] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports uart0_rxd] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports uart0_txd] # Synchronous reset needs constraining -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports ext_rst] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports ext_rst] # alt_reset is considered constant and shouldn't need constraining # SPI -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports spi_flash_clk] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports spi_flash_cs_n] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports spi_flash_sdat_o] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports spi_flash_sdat_oe] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports spi_flash_sdat_i] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports spi_flash_clk] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports spi_flash_cs_n] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports spi_flash_sdat_o] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports spi_flash_sdat_oe] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports spi_flash_sdat_i] # GPIO bus -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports gpio_out] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports gpio_dir] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports gpio_in] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports gpio_out] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports gpio_dir] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports gpio_in] # Simple bus -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_clk] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_bus_out] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_parity_out] -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_enabled] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_bus_in] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_parity_in] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [get_ports simplebus_irq] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_clk] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_bus_out] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name \ + [get_ports simplebus_parity_out] +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_enabled] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_bus_in] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_parity_in] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports simplebus_irq] set jtag_clk_name jtag_tck set jtag_clk_port_name jtag_tck @@ -47,19 +52,23 @@ set jtag_clk_io_pct 0.2 set jtag_clk_port [get_ports $jtag_clk_port_name] create_clock -name $jtag_clk_name -period $jtag_clk_period $jtag_clk_port +set_clock_latency [expr $jtag_clk_period * $jtag_clk_io_pct * 0.5] [get_clocks $jtag_clk_name] +set jtag_io_clk_name vclk_$jtag_clk_name +create_clock -name $jtag_io_clk_name -period $jtag_clk_period +set_clock_latency [expr $jtag_clk_period * $jtag_clk_io_pct * 0.5] [get_clocks $jtag_io_clk_name] set_clock_groups -name group1 -logically_exclusive \ - -group [get_clocks $jtag_clk_name] \ - -group [get_clocks $clk_name] + -group [concat [get_clocks $jtag_clk_name] [get_clocks $jtag_io_clk_name]] \ + -group [concat [get_clocks $clk_name] [get_clocks $clk_io_name]] set_input_delay [expr $jtag_clk_period * $jtag_clk_io_pct] \ - -clock $jtag_clk_name [get_ports jtag_tdi] + -clock $jtag_io_clk_name [get_ports jtag_tdi] set_input_delay [expr $jtag_clk_period * $jtag_clk_io_pct] \ - -clock $jtag_clk_name [get_ports jtag_tms] + -clock $jtag_io_clk_name [get_ports jtag_tms] set_input_delay [expr $jtag_clk_period * $jtag_clk_io_pct] \ - -clock $jtag_clk_name [get_ports jtag_trst] + -clock $jtag_io_clk_name [get_ports jtag_trst] set_output_delay [expr $jtag_clk_period * $jtag_clk_io_pct] \ - -clock $jtag_clk_name [get_ports jtag_tdo] + -clock $jtag_io_clk_name [get_ports jtag_tdo] set_max_fanout 10 [current_design] diff --git a/flow/designs/sky130hd/microwatt/rules-base.json b/flow/designs/sky130hd/microwatt/rules-base.json index 27e28c0233..63d6b9b2c9 100644 --- a/flow/designs/sky130hd/microwatt/rules-base.json +++ b/flow/designs/sky130hd/microwatt/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 2, + "value": 4, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hd/riscv32i/constraint.sdc b/flow/designs/sky130hd/riscv32i/constraint.sdc index 5b0a6f1b4e..06d3efa518 100644 --- a/flow/designs/sky130hd/riscv32i/constraint.sdc +++ b/flow/designs/sky130hd/riscv32i/constraint.sdc @@ -6,6 +6,10 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { @@ -14,5 +18,5 @@ foreach input [all_inputs] { } } -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hd/riscv32i/rules-base.json b/flow/designs/sky130hd/riscv32i/rules-base.json index 437daa32fe..6621abb544 100644 --- a/flow/designs/sky130hd/riscv32i/rules-base.json +++ b/flow/designs/sky130hd/riscv32i/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hs/aes/constraint.sdc b/flow/designs/sky130hs/aes/constraint.sdc index 9aa74fcd88..f7b72b6623 100644 --- a/flow/designs/sky130hs/aes/constraint.sdc +++ b/flow/designs/sky130hs/aes/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hs/aes/rules-base.json b/flow/designs/sky130hs/aes/rules-base.json index 23105a9188..bc076493df 100644 --- a/flow/designs/sky130hs/aes/rules-base.json +++ b/flow/designs/sky130hs/aes/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hs/gcd/constraint.sdc b/flow/designs/sky130hs/gcd/constraint.sdc index 2b1aaee915..6565a00723 100644 --- a/flow/designs/sky130hs/gcd/constraint.sdc +++ b/flow/designs/sky130hs/gcd/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hs/gcd/rules-base.json b/flow/designs/sky130hs/gcd/rules-base.json index a7e47fb604..6aa0c15490 100644 --- a/flow/designs/sky130hs/gcd/rules-base.json +++ b/flow/designs/sky130hs/gcd/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.524, + "value": -1.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -16.8, + "value": -25.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 13054, + "value": 18000, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.423, + "value": -1.0, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -12.6, + "value": -23.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 7136, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/sky130hs/ibex/constraint.sdc b/flow/designs/sky130hs/ibex/constraint.sdc index c8335e64f5..aee2fadb2c 100644 --- a/flow/designs/sky130hs/ibex/constraint.sdc +++ b/flow/designs/sky130hs/ibex/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hs/ibex/rules-base.json b/flow/designs/sky130hs/ibex/rules-base.json index 3e6641d4f8..e9d64e8b3a 100644 --- a/flow/designs/sky130hs/ibex/rules-base.json +++ b/flow/designs/sky130hs/ibex/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hs/jpeg/constraint.sdc b/flow/designs/sky130hs/jpeg/constraint.sdc index 8f3235ff70..ec41ebfb37 100644 --- a/flow/designs/sky130hs/jpeg/constraint.sdc +++ b/flow/designs/sky130hs/jpeg/constraint.sdc @@ -8,8 +8,12 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hs/jpeg/rules-base.json b/flow/designs/sky130hs/jpeg/rules-base.json index 3249804caa..afd7fd98d0 100644 --- a/flow/designs/sky130hs/jpeg/rules-base.json +++ b/flow/designs/sky130hs/jpeg/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { diff --git a/flow/designs/sky130hs/riscv32i/constraint.sdc b/flow/designs/sky130hs/riscv32i/constraint.sdc index 05fa42ad1f..d2bdd788bc 100644 --- a/flow/designs/sky130hs/riscv32i/constraint.sdc +++ b/flow/designs/sky130hs/riscv32i/constraint.sdc @@ -6,6 +6,10 @@ set clk_io_pct 0.2 set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port +set clk_io_name vclk_$clk_name +create_clock -name $clk_io_name -period $clk_period +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] +set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { @@ -14,5 +18,5 @@ foreach input [all_inputs] { } } -set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_name $non_clock_inputs -set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_name [all_outputs] +set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs +set_output_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [all_outputs] diff --git a/flow/designs/sky130hs/riscv32i/rules-base.json b/flow/designs/sky130hs/riscv32i/rules-base.json index af7937c1ec..a899b02fab 100644 --- a/flow/designs/sky130hs/riscv32i/rules-base.json +++ b/flow/designs/sky130hs/riscv32i/rules-base.json @@ -14,7 +14,7 @@ "compare": "<=" }, "constraints__clocks__count": { - "value": 1, + "value": 2, "compare": "==" }, "placeopt__design__instance__area": { @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -8.61, + "value": -30.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -142.0, + "value": -270.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -29.2, + "value": -95.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 112385, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/src/chameleon/ibex/ibex_core.nangate.out.sdc b/flow/designs/src/chameleon/ibex/ibex_core.nangate.out.sdc index 59e23a75bd..2f14798931 100644 --- a/flow/designs/src/chameleon/ibex/ibex_core.nangate.out.sdc +++ b/flow/designs/src/chameleon/ibex/ibex_core.nangate.out.sdc @@ -7,29 +7,32 @@ set_load 10.0 [all_outputs] #============ Auto-generated from config ============ create_clock -name clk_i -period 4.0 {clk_i} -set_output_delay -clock clk_i 1.2000000000000002 instr_req_o -set_output_delay -clock clk_i 1.2000000000000002 instr_addr_o -set_output_delay -clock clk_i 1.2000000000000002 data_req_o -set_output_delay -clock clk_i 1.2000000000000002 data_we_o -set_output_delay -clock clk_i 1.2000000000000002 data_be_o -set_output_delay -clock clk_i 1.2000000000000002 data_addr_o -set_output_delay -clock clk_i 1.2000000000000002 data_wdata_o -set_output_delay -clock clk_i 0.7999999999999998 core_sleep_o -set_input_delay -clock clk_i 0.0 test_en_i -set_input_delay -clock clk_i 0.0 hart_id_i -set_input_delay -clock clk_i 0.0 boot_addr_i -set_input_delay -clock clk_i 1.2 instr_gnt_i -set_input_delay -clock clk_i 1.2 instr_rvalid_i -set_input_delay -clock clk_i 1.2 instr_rdata_i -set_input_delay -clock clk_i 1.2 instr_err_i -set_input_delay -clock clk_i 1.2 data_gnt_i -set_input_delay -clock clk_i 1.2 data_rvalid_i -set_input_delay -clock clk_i 1.2 data_rdata_i -set_input_delay -clock clk_i 1.2 data_err_i -set_input_delay -clock clk_i 0.4 irq_software_i -set_input_delay -clock clk_i 0.4 irq_timer_i -set_input_delay -clock clk_i 0.4 irq_external_i -set_input_delay -clock clk_i 0.4 irq_fast_i -set_input_delay -clock clk_i 0.4 irq_nm_i -set_input_delay -clock clk_i 0.4 debug_req_i -set_input_delay -clock clk_i 0.0 fetch_enable_i +create_clock -name vclk_clk_i -period 4.0 +set_clock_latency 0.6 [get_clocks {clk_i}] +set_clock_latency 0.6 [get_clocks {vclk_clk_i}] +set_output_delay -clock vclk_clk_i 1.2000000000000002 instr_req_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 instr_addr_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 data_req_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 data_we_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 data_be_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 data_addr_o +set_output_delay -clock vclk_clk_i 1.2000000000000002 data_wdata_o +set_output_delay -clock vclk_clk_i 0.7999999999999998 core_sleep_o +set_input_delay -clock vclk_clk_i 0.0 test_en_i +set_input_delay -clock vclk_clk_i 0.0 hart_id_i +set_input_delay -clock vclk_clk_i 0.0 boot_addr_i +set_input_delay -clock vclk_clk_i 1.2 instr_gnt_i +set_input_delay -clock vclk_clk_i 1.2 instr_rvalid_i +set_input_delay -clock vclk_clk_i 1.2 instr_rdata_i +set_input_delay -clock vclk_clk_i 1.2 instr_err_i +set_input_delay -clock vclk_clk_i 1.2 data_gnt_i +set_input_delay -clock vclk_clk_i 1.2 data_rvalid_i +set_input_delay -clock vclk_clk_i 1.2 data_rdata_i +set_input_delay -clock vclk_clk_i 1.2 data_err_i +set_input_delay -clock vclk_clk_i 0.4 irq_software_i +set_input_delay -clock vclk_clk_i 0.4 irq_timer_i +set_input_delay -clock vclk_clk_i 0.4 irq_external_i +set_input_delay -clock vclk_clk_i 0.4 irq_fast_i +set_input_delay -clock vclk_clk_i 0.4 irq_nm_i +set_input_delay -clock vclk_clk_i 0.4 debug_req_i +set_input_delay -clock vclk_clk_i 0.0 fetch_enable_i From a6e23b00f891877e87038d36edecd8b085d20ad4 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Mon, 15 Jun 2026 18:08:45 +0900 Subject: [PATCH 2/9] flow: Update CI metric thresholds Rebase metric thresholds for designs affected by the updated OpenROAD build used in CI.\n\nAdjust timing and antenna limits to match the observed public and secure CI outputs while preserving existing metric coverage.\n\nExclude the local OpenROAD submodule checkout change from this commit. Signed-off-by: Jaehyun Kim --- flow/designs/gf12/jpeg/rules-base.json | 8 ++++---- flow/designs/ihp-sg13g2/jpeg/rules-base.json | 4 ++-- flow/designs/nangate45/ariane133/rules-base.json | 8 ++++---- flow/designs/nangate45/jpeg/rules-base.json | 4 ++-- flow/designs/sky130hd/microwatt/rules-base.json | 10 +++++----- 5 files changed, 17 insertions(+), 17 deletions(-) diff --git a/flow/designs/gf12/jpeg/rules-base.json b/flow/designs/gf12/jpeg/rules-base.json index 80a2992745..3dcc7f5809 100644 --- a/flow/designs/gf12/jpeg/rules-base.json +++ b/flow/designs/gf12/jpeg/rules-base.json @@ -32,7 +32,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -18500.0, + "value": -33000.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -52,7 +52,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -8510.0, + "value": -18000.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -84,7 +84,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -100.0, + "value": -650.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -99,4 +99,4 @@ "value": 21992, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/ihp-sg13g2/jpeg/rules-base.json b/flow/designs/ihp-sg13g2/jpeg/rules-base.json index dc6f5d5b1c..cdfc3eee57 100644 --- a/flow/designs/ihp-sg13g2/jpeg/rules-base.json +++ b/flow/designs/ihp-sg13g2/jpeg/rules-base.json @@ -86,7 +86,7 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 121, + "value": 140, "compare": "<=" }, "finish__timing__setup__ws": { @@ -109,4 +109,4 @@ "value": 1041769, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/nangate45/ariane133/rules-base.json b/flow/designs/nangate45/ariane133/rules-base.json index 8cdf224a9a..235e107516 100644 --- a/flow/designs/nangate45/ariane133/rules-base.json +++ b/flow/designs/nangate45/ariane133/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -491.0, + "value": -540.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -576.0, + "value": -760.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -593.0, + "value": -800.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 836564, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/nangate45/jpeg/rules-base.json b/flow/designs/nangate45/jpeg/rules-base.json index 1f7bd69ece..6776290021 100644 --- a/flow/designs/nangate45/jpeg/rules-base.json +++ b/flow/designs/nangate45/jpeg/rules-base.json @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -37.0, + "value": -38.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 103424, "compare": "<=" } -} \ No newline at end of file +} diff --git a/flow/designs/sky130hd/microwatt/rules-base.json b/flow/designs/sky130hd/microwatt/rules-base.json index 63d6b9b2c9..2cf4ce58df 100644 --- a/flow/designs/sky130hd/microwatt/rules-base.json +++ b/flow/designs/sky130hd/microwatt/rules-base.json @@ -38,11 +38,11 @@ "compare": "<=" }, "cts__timing__setup__ws": { - "value": -2.1, + "value": -2.5, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -359.0, + "value": -440.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,7 +58,7 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -2.2, + "value": -2.3, "compare": ">=" }, "globalroute__timing__setup__tns": { @@ -82,7 +82,7 @@ "compare": "<=" }, "detailedroute__antenna__violating__nets": { - "value": 0, + "value": 2, "compare": "<=" }, "detailedroute__antenna_diodes_count": { @@ -109,4 +109,4 @@ "value": 5571612, "compare": "<=" } -} \ No newline at end of file +} From 5511fcc4ee16609e17ac114a25d730fa5b3d4d06 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Mon, 15 Jun 2026 20:22:55 +0900 Subject: [PATCH 3/9] flow: Tune IO clock latency estimates Set real and virtual IO clock latency estimates from propagated CTS clock latency reported in CI artifacts. Use the representative average of source and target clock latency from 4_cts_final reports so IO virtual clocks track observed post-CTS insertion delay more closely. Signed-off-by: Jaehyun Kim --- flow/designs/asap7/aes/constraint.sdc | 4 +- flow/designs/asap7/ethmac/constraint.sdc | 12 +- flow/designs/asap7/ethmac_lvt/constraint.sdc | 12 +- flow/designs/asap7/gcd/constraint.sdc | 4 +- flow/designs/asap7/ibex/constraint.sdc | 4 +- .../asap7/ibex/constraint_pos_slack.sdc | 4 +- flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc | 4 +- .../asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc | 155 +++++++++++++++++- flow/designs/asap7/riscv32i/constraint.sdc | 4 +- flow/designs/asap7/uart/constraint.sdc | 4 +- flow/designs/gf12/aes/constraint.sdc | 4 +- flow/designs/gf12/ariane/constraint.sdc | 4 +- flow/designs/gf12/ariane/constraint_hier.sdc | 4 +- flow/designs/gf12/coyote/constraint.sdc | 4 +- flow/designs/gf12/coyote/constraint_hier.sdc | 4 +- flow/designs/gf12/gcd/constraint.sdc | 4 +- flow/designs/gf12/ibex/constraint.sdc | 4 +- flow/designs/gf12/jpeg/constraint.sdc | 4 +- .../designs/gf12/swerv_wrapper/constraint.sdc | 8 +- flow/designs/gf12/tinyRocket/constraint.sdc | 4 +- flow/designs/gf180/aes/constraint.sdc | 4 +- flow/designs/gf180/ibex/constraint.sdc | 4 +- flow/designs/gf180/jpeg/constraint.sdc | 4 +- flow/designs/gf180/riscv32i/constraint.sdc | 4 +- flow/designs/gf180/uart-blocks/constraint.sdc | 4 +- flow/designs/ihp-sg13g2/aes/constraint.sdc | 4 +- flow/designs/ihp-sg13g2/gcd/constraint.sdc | 4 +- .../i2c-gpio-expander/constraint.sdc | 4 +- flow/designs/ihp-sg13g2/ibex/constraint.sdc | 4 +- .../ihp-sg13g2/ibex/constraint_doe.sdc | 4 +- flow/designs/ihp-sg13g2/jpeg/constraint.sdc | 4 +- .../ihp-sg13g2/riscv32i/constraint.sdc | 4 +- flow/designs/ihp-sg13g2/spi/constraint.sdc | 4 +- flow/designs/nangate45/aes/constraint.sdc | 4 +- flow/designs/nangate45/ariane133/ariane.sdc | 4 +- .../nangate45/ariane136/constraint.sdc | 4 +- .../nangate45/black_parrot/constraint.sdc | 4 +- .../nangate45/bp_be_top/constraint.sdc | 4 +- .../nangate45/bp_fe_top/constraint.sdc | 4 +- .../nangate45/bp_multi_top/constraint.sdc | 4 +- .../nangate45/dynamic_node/constraint.sdc | 4 +- flow/designs/nangate45/gcd/constraint.sdc | 4 +- flow/designs/nangate45/ibex/constraint.sdc | 4 +- flow/designs/nangate45/jpeg/constraint.sdc | 4 +- .../nangate45/mempool_group/mempool_group.sdc | 4 +- flow/designs/nangate45/swerv/constraint.sdc | 4 +- .../nangate45/swerv_wrapper/constraint.sdc | 4 +- flow/designs/sky130hd/aes/constraint.sdc | 4 +- .../designs/sky130hd/chameleon/constraint.sdc | 4 +- flow/designs/sky130hd/gcd/constraint.sdc | 4 +- flow/designs/sky130hd/ibex/constraint.sdc | 4 +- flow/designs/sky130hd/ibex/constraint_doe.sdc | 4 +- flow/designs/sky130hd/jpeg/constraint.sdc | 4 +- .../designs/sky130hd/microwatt/constraint.sdc | 8 +- flow/designs/sky130hd/riscv32i/constraint.sdc | 4 +- flow/designs/sky130hs/aes/constraint.sdc | 4 +- flow/designs/sky130hs/gcd/constraint.sdc | 4 +- flow/designs/sky130hs/ibex/constraint.sdc | 4 +- flow/designs/sky130hs/jpeg/constraint.sdc | 4 +- flow/designs/sky130hs/riscv32i/constraint.sdc | 4 +- 60 files changed, 284 insertions(+), 131 deletions(-) mode change 120000 => 100644 flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc diff --git a/flow/designs/asap7/aes/constraint.sdc b/flow/designs/asap7/aes/constraint.sdc index 6a9a2dd7d0..885cb79f91 100644 --- a/flow/designs/asap7/aes/constraint.sdc +++ b/flow/designs/asap7/aes/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 77.930 [get_clocks $clk_name] +set_clock_latency 77.930 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/asap7/ethmac/constraint.sdc b/flow/designs/asap7/ethmac/constraint.sdc index 38744cc009..6c2474a8fd 100644 --- a/flow/designs/asap7/ethmac/constraint.sdc +++ b/flow/designs/asap7/ethmac/constraint.sdc @@ -5,8 +5,8 @@ set clk_port [get_ports $top_clk_name] create_clock -name $top_clk_name -period $clk_period $clk_port set top_io_clk_name vclk_$top_clk_name create_clock -name $top_io_clk_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_io_clk_name] +set_clock_latency 229.195 [get_clocks $top_clk_name] +set_clock_latency 229.195 [get_clocks $top_io_clk_name] set non_clock_inputs [all_inputs -no_clocks] set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name $non_clock_inputs set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name [all_outputs] @@ -17,8 +17,8 @@ set tx_clk_period 300 create_clock -name $tx_clk_name -period $tx_clk_period $tx_clk_port set tx_io_clk_name vclk_$tx_clk_name create_clock -name $tx_io_clk_name -period $tx_clk_period -set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_clk_name] -set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_io_clk_name] +set_clock_latency 55.660 [get_clocks $tx_clk_name] +set_clock_latency 55.660 [get_clocks $tx_io_clk_name] set mtx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $tx_clk_port] set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name $mtx_non_clock_inputs set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name [all_outputs] @@ -29,8 +29,8 @@ set rx_clk_period 300 create_clock -name $rx_clk_name -period $rx_clk_period $rx_clk_port set rx_io_clk_name vclk_$rx_clk_name create_clock -name $rx_io_clk_name -period $rx_clk_period -set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_clk_name] -set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_io_clk_name] +set_clock_latency 76.515 [get_clocks $rx_clk_name] +set_clock_latency 76.515 [get_clocks $rx_io_clk_name] set mrx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $rx_clk_port] set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name $mrx_non_clock_inputs set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name [all_outputs] diff --git a/flow/designs/asap7/ethmac_lvt/constraint.sdc b/flow/designs/asap7/ethmac_lvt/constraint.sdc index 3c88935fdf..7d8ff8885c 100644 --- a/flow/designs/asap7/ethmac_lvt/constraint.sdc +++ b/flow/designs/asap7/ethmac_lvt/constraint.sdc @@ -5,8 +5,8 @@ set clk_port [get_ports $top_clk_name] create_clock -name $top_clk_name -period $clk_period $clk_port set top_io_clk_name vclk_$top_clk_name create_clock -name $top_io_clk_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $top_io_clk_name] +set_clock_latency 205.790 [get_clocks $top_clk_name] +set_clock_latency 205.790 [get_clocks $top_io_clk_name] set non_clock_inputs [all_inputs -no_clocks] set_input_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name $non_clock_inputs set_output_delay [expr $clk_period * $clk_io_pct] -clock $top_io_clk_name [all_outputs] @@ -17,8 +17,8 @@ set tx_clk_period 300 create_clock -name $tx_clk_name -period $tx_clk_period $tx_clk_port set tx_io_clk_name vclk_$tx_clk_name create_clock -name $tx_io_clk_name -period $tx_clk_period -set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_clk_name] -set_clock_latency [expr $tx_clk_period * $clk_io_pct * 0.5] [get_clocks $tx_io_clk_name] +set_clock_latency 68.165 [get_clocks $tx_clk_name] +set_clock_latency 68.165 [get_clocks $tx_io_clk_name] set mtx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $tx_clk_port] set_input_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name $mtx_non_clock_inputs set_output_delay [expr $tx_clk_period * $clk_io_pct] -clock $tx_io_clk_name [all_outputs] @@ -29,8 +29,8 @@ set rx_clk_period 300 create_clock -name $rx_clk_name -period $rx_clk_period $rx_clk_port set rx_io_clk_name vclk_$rx_clk_name create_clock -name $rx_io_clk_name -period $rx_clk_period -set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_clk_name] -set_clock_latency [expr $rx_clk_period * $clk_io_pct * 0.5] [get_clocks $rx_io_clk_name] +set_clock_latency 85.660 [get_clocks $rx_clk_name] +set_clock_latency 85.660 [get_clocks $rx_io_clk_name] set mrx_non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] $rx_clk_port] set_input_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name $mrx_non_clock_inputs set_output_delay [expr $rx_clk_period * $clk_io_pct] -clock $rx_io_clk_name [all_outputs] diff --git a/flow/designs/asap7/gcd/constraint.sdc b/flow/designs/asap7/gcd/constraint.sdc index 3d3d50f8fb..abdf722377 100644 --- a/flow/designs/asap7/gcd/constraint.sdc +++ b/flow/designs/asap7/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 36.225 [get_clocks $clk_name] +set_clock_latency 36.225 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/asap7/ibex/constraint.sdc b/flow/designs/asap7/ibex/constraint.sdc index db0d084d8a..f99d7a0088 100644 --- a/flow/designs/asap7/ibex/constraint.sdc +++ b/flow/designs/asap7/ibex/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 161.775 [get_clocks $clk_name] +set_clock_latency 161.775 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/asap7/ibex/constraint_pos_slack.sdc b/flow/designs/asap7/ibex/constraint_pos_slack.sdc index df031310cd..7cb1c58793 100644 --- a/flow/designs/asap7/ibex/constraint_pos_slack.sdc +++ b/flow/designs/asap7/ibex/constraint_pos_slack.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 161.775 [get_clocks $clk_name] +set_clock_latency 161.775 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc b/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc index 79e85c046e..0dbb058397 100644 --- a/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc +++ b/flow/designs/asap7/jpeg/jpeg_postCTS_14nm.sdc @@ -8,8 +8,8 @@ current_design jpeg_encoder create_clock -name "tclk" -period 1000.0 -waveform {0.0 500.0} [get_ports clk] create_clock -name vclk -period 1000.0 -set_clock_latency 50.0 [get_clocks {tclk}] -set_clock_latency 50.0 [get_clocks {vclk}] +set_clock_latency 204.110 [get_clocks {tclk}] +set_clock_latency 204.110 [get_clocks {vclk}] set_propagated_clock [get_clocks tclk] set_load -pin_load -max 3.0 [get_ports {qnt_cnt[5]}] set_load -pin_load -max 3.0 [get_ports {qnt_cnt[4]}] diff --git a/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc b/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc deleted file mode 120000 index 3ac4a2ddc9..0000000000 --- a/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc +++ /dev/null @@ -1 +0,0 @@ -../jpeg/jpeg_postCTS_14nm.sdc \ No newline at end of file diff --git a/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc b/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc new file mode 100644 index 0000000000..586004f347 --- /dev/null +++ b/flow/designs/asap7/jpeg_lvt/jpeg_postCTS_14nm.sdc @@ -0,0 +1,154 @@ +set sdc_version 2.0 + +set_units -capacitance 1.0fF +set_units -time 1.0ps + +# Set the current design +current_design jpeg_encoder + +create_clock -name "tclk" -period 1000.0 -waveform {0.0 500.0} [get_ports clk] +create_clock -name vclk -period 1000.0 +set_clock_latency 176.470 [get_clocks {tclk}] +set_clock_latency 176.470 [get_clocks {vclk}] +set_propagated_clock [get_clocks tclk] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[5]}] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[4]}] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[3]}] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[2]}] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[1]}] +set_load -pin_load -max 3.0 [get_ports {qnt_cnt[0]}] +set_load -pin_load -max 3.0 [get_ports {size[3]}] +set_load -pin_load -max 3.0 [get_ports {size[2]}] +set_load -pin_load -max 3.0 [get_ports {size[1]}] +set_load -pin_load -max 3.0 [get_ports {size[0]}] +set_load -pin_load -max 3.0 [get_ports {rlen[3]}] +set_load -pin_load -max 3.0 [get_ports {rlen[2]}] +set_load -pin_load -max 3.0 [get_ports {rlen[1]}] +set_load -pin_load -max 3.0 [get_ports {rlen[0]}] +set_load -pin_load -max 3.0 [get_ports {amp[11]}] +set_load -pin_load -max 3.0 [get_ports {amp[10]}] +set_load -pin_load -max 3.0 [get_ports {amp[9]}] +set_load -pin_load -max 3.0 [get_ports {amp[8]}] +set_load -pin_load -max 3.0 [get_ports {amp[7]}] +set_load -pin_load -max 3.0 [get_ports {amp[6]}] +set_load -pin_load -max 3.0 [get_ports {amp[5]}] +set_load -pin_load -max 3.0 [get_ports {amp[4]}] +set_load -pin_load -max 3.0 [get_ports {amp[3]}] +set_load -pin_load -max 3.0 [get_ports {amp[2]}] +set_load -pin_load -max 3.0 [get_ports {amp[1]}] +set_load -pin_load -max 3.0 [get_ports {amp[0]}] +set_load -pin_load -max 3.0 [get_ports douten] +set_max_delay 500 -from [list \ + [get_clocks tclk]] -to [list \ + [get_ports douten] \ + [get_ports {amp[0]}] \ + [get_ports {amp[1]}] \ + [get_ports {amp[2]}] \ + [get_ports {amp[3]}] \ + [get_ports {amp[4]}] \ + [get_ports {amp[5]}] \ + [get_ports {amp[6]}] \ + [get_ports {amp[7]}] \ + [get_ports {amp[8]}] \ + [get_ports {amp[9]}] \ + [get_ports {amp[10]}] \ + [get_ports {amp[11]}] \ + [get_ports {rlen[0]}] \ + [get_ports {rlen[1]}] \ + [get_ports {rlen[2]}] \ + [get_ports {rlen[3]}] \ + [get_ports {size[0]}] \ + [get_ports {size[1]}] \ + [get_ports {size[2]}] \ + [get_ports {size[3]}] \ + [get_ports {qnt_cnt[0]}] \ + [get_ports {qnt_cnt[1]}] \ + [get_ports {qnt_cnt[2]}] \ + [get_ports {qnt_cnt[3]}] \ + [get_ports {qnt_cnt[4]}] \ + [get_ports {qnt_cnt[5]}]] +set_min_delay 500 \ + -from [list \ + [get_ports ena] \ + [get_ports rst]] \ + -to [list \ + [get_clocks tclk]] + +group_path -weight 1.000000 -name cg_enable_group_tclk -through [list \ + [get_pins qnr_RC_CG_HIER_INST3/enable] \ + [get_pins rle_rz1_RC_CG_HIER_INST134/enable] \ + [get_pins rle_rz2_RC_CG_HIER_INST136/enable] \ + [get_pins rle_rz3_RC_CG_HIER_INST138/enable] \ + [get_pins rle_rz4_RC_CG_HIER_INST140/enable] \ + [get_pins qnr_RC_CG_HIER_INST3/enable] \ + [get_pins rle_rz1_RC_CG_HIER_INST134/enable] \ + [get_pins rle_rz2_RC_CG_HIER_INST136/enable] \ + [get_pins rle_rz3_RC_CG_HIER_INST138/enable] \ + [get_pins rle_rz4_RC_CG_HIER_INST140/enable] \ + [get_pins qnr_RC_CG_HIER_INST3/enable] \ + [get_pins rle_rz1_RC_CG_HIER_INST134/enable] \ + [get_pins rle_rz2_RC_CG_HIER_INST136/enable] \ + [get_pins rle_rz3_RC_CG_HIER_INST138/enable] \ + [get_pins rle_rz4_RC_CG_HIER_INST140/enable] \ + [get_pins RC_CG_DECLONE_HIER_INST/enable] \ + [get_pins qnr_RC_CG_HIER_INST3/enable] \ + [get_pins rle_rz1_RC_CG_HIER_INST134/enable] \ + [get_pins rle_rz2_RC_CG_HIER_INST136/enable] \ + [get_pins rle_rz3_RC_CG_HIER_INST138/enable] \ + [get_pins rle_rz4_RC_CG_HIER_INST140/enable] \ + [get_pins RC_CG_DECLONE_HIER_INST/enable]] +set_clock_gating_check -setup 0.0 + +set_input_delay 100 -clock vclk [get_ports ena] +set_input_delay 100 -clock vclk [get_ports rst] + +set_input_delay 100 -clock vclk [get_ports {qnt_val[0]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[1]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[2]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[3]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[4]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[5]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[6]}] +set_input_delay 100 -clock vclk [get_ports {qnt_val[7]}] +set_input_delay 100 -clock vclk [get_ports {din[0]}] +set_input_delay 100 -clock vclk [get_ports {din[1]}] +set_input_delay 100 -clock vclk [get_ports {din[2]}] +set_input_delay 100 -clock vclk [get_ports {din[3]}] +set_input_delay 100 -clock vclk [get_ports {din[4]}] +set_input_delay 100 -clock vclk [get_ports {din[5]}] +set_input_delay 100 -clock vclk [get_ports {din[6]}] +set_input_delay 100 -clock vclk [get_ports {din[7]}] +set_input_delay 100 -clock vclk [get_ports dstrb] +set_output_delay 100 -clock vclk [get_ports douten] +set_output_delay 100 -clock vclk [get_ports {amp[0]}] +set_output_delay 100 -clock vclk [get_ports {amp[1]}] +set_output_delay 100 -clock vclk [get_ports {amp[2]}] +set_output_delay 100 -clock vclk [get_ports {amp[3]}] +set_output_delay 100 -clock vclk [get_ports {amp[4]}] +set_output_delay 100 -clock vclk [get_ports {amp[5]}] +set_output_delay 100 -clock vclk [get_ports {amp[6]}] +set_output_delay 100 -clock vclk [get_ports {amp[7]}] +set_output_delay 100 -clock vclk [get_ports {amp[8]}] +set_output_delay 100 -clock vclk [get_ports {amp[9]}] +set_output_delay 100 -clock vclk [get_ports {amp[10]}] +set_output_delay 100 -clock vclk [get_ports {amp[11]}] +set_output_delay 100 -clock vclk [get_ports {rlen[0]}] +set_output_delay 100 -clock vclk [get_ports {rlen[1]}] +set_output_delay 100 -clock vclk [get_ports {rlen[2]}] +set_output_delay 100 -clock vclk [get_ports {rlen[3]}] +set_output_delay 100 -clock vclk [get_ports {size[0]}] +set_output_delay 100 -clock vclk [get_ports {size[1]}] +set_output_delay 100 -clock vclk [get_ports {size[2]}] +set_output_delay 100 -clock vclk [get_ports {size[3]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[0]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[1]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[2]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[3]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[4]}] +set_output_delay 100 -clock vclk [get_ports {qnt_cnt[5]}] +set_max_fanout 40.000 [current_design] +set_max_transition 80.0 [current_design] +set_clock_uncertainty -setup 20.0 [get_clocks tclk] +set_clock_uncertainty -hold 20.0 [get_clocks tclk] + +set_false_path -from [get_ports {ena rst}] -to [get_clocks tclk] diff --git a/flow/designs/asap7/riscv32i/constraint.sdc b/flow/designs/asap7/riscv32i/constraint.sdc index 014289366f..d411b8d801 100644 --- a/flow/designs/asap7/riscv32i/constraint.sdc +++ b/flow/designs/asap7/riscv32i/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 142.965 [get_clocks $clk_name] +set_clock_latency 142.965 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs diff --git a/flow/designs/asap7/uart/constraint.sdc b/flow/designs/asap7/uart/constraint.sdc index 044af6c2ae..db2ddddd3f 100644 --- a/flow/designs/asap7/uart/constraint.sdc +++ b/flow/designs/asap7/uart/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 66.270 [get_clocks $clk_name] +set_clock_latency 66.270 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf12/aes/constraint.sdc b/flow/designs/gf12/aes/constraint.sdc index 300d2070e9..d0a05152d3 100644 --- a/flow/designs/gf12/aes/constraint.sdc +++ b/flow/designs/gf12/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 64.795 [get_clocks $clk_name] +set_clock_latency 64.795 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf12/ariane/constraint.sdc b/flow/designs/gf12/ariane/constraint.sdc index f3343cb6f3..da844ccb34 100644 --- a/flow/designs/gf12/ariane/constraint.sdc +++ b/flow/designs/gf12/ariane/constraint.sdc @@ -1,7 +1,7 @@ create_clock [get_ports clk_i] -name core_clock -period 3400 -waveform {0 850} create_clock -name vclk -period 3400 -set_clock_latency 500 [get_clocks {core_clock}] -set_clock_latency 500 [get_clocks {vclk}] +set_clock_latency 271.565 [get_clocks {core_clock}] +set_clock_latency 271.565 [get_clocks {vclk}] set_input_delay -clock vclk 1000 [get_ports rst_ni] set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[63]}] set_input_delay -clock vclk 1000 [get_ports {boot_addr_i[62]}] diff --git a/flow/designs/gf12/ariane/constraint_hier.sdc b/flow/designs/gf12/ariane/constraint_hier.sdc index 2809cf90d3..02e7374715 100644 --- a/flow/designs/gf12/ariane/constraint_hier.sdc +++ b/flow/designs/gf12/ariane/constraint_hier.sdc @@ -1,7 +1,7 @@ create_clock [get_ports clk_i] -name core_clock -period 3000 -waveform {0 1500} create_clock -name vclk -period 3000 -set_clock_latency 750 [get_clocks {core_clock}] -set_clock_latency 750 [get_clocks {vclk}] +set_clock_latency 271.565 [get_clocks {core_clock}] +set_clock_latency 271.565 [get_clocks {vclk}] set_input_delay -clock vclk 1500 [get_ports rst_ni] set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[63]}] set_input_delay -clock vclk 1500 [get_ports {boot_addr_i[62]}] diff --git a/flow/designs/gf12/coyote/constraint.sdc b/flow/designs/gf12/coyote/constraint.sdc index 5aa5d3992f..55b59bb9b2 100644 --- a/flow/designs/gf12/coyote/constraint.sdc +++ b/flow/designs/gf12/coyote/constraint.sdc @@ -11,8 +11,8 @@ create_clock -name vclk -period 4000 set_clock_transition 59.0000 [get_clocks {core_clk}] set_clock_uncertainty -setup 200.0000 core_clk set_clock_uncertainty -hold 20.0000 core_clk -set_clock_latency 1000 [get_clocks {core_clk}] -set_clock_latency 1000 [get_clocks {vclk}] +set_clock_latency 335.750 [get_clocks {core_clk}] +set_clock_latency 335.750 [get_clocks {vclk}] set_input_delay 2000 \ -clock [get_clocks {vclk}] -add_delay [get_ports {en_i}] set_input_delay 2000 \ diff --git a/flow/designs/gf12/coyote/constraint_hier.sdc b/flow/designs/gf12/coyote/constraint_hier.sdc index 0e267aa191..0b4105ac3a 100644 --- a/flow/designs/gf12/coyote/constraint_hier.sdc +++ b/flow/designs/gf12/coyote/constraint_hier.sdc @@ -11,8 +11,8 @@ create_clock -name vclk -period 4000 set_clock_transition 59.0000 [get_clocks {core_clk}] set_clock_uncertainty -setup 200.0000 core_clk set_clock_uncertainty -hold 20.0000 core_clk -set_clock_latency 1000 [get_clocks {core_clk}] -set_clock_latency 1000 [get_clocks {vclk}] +set_clock_latency 335.750 [get_clocks {core_clk}] +set_clock_latency 335.750 [get_clocks {vclk}] set_input_delay 2000 \ -clock [get_clocks {vclk}] -add_delay [get_ports {en_i}] set_input_delay 2000 \ diff --git a/flow/designs/gf12/gcd/constraint.sdc b/flow/designs/gf12/gcd/constraint.sdc index a2c5ced72b..70b68ac65c 100644 --- a/flow/designs/gf12/gcd/constraint.sdc +++ b/flow/designs/gf12/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 29.990 [get_clocks $clk_name] +set_clock_latency 29.990 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf12/ibex/constraint.sdc b/flow/designs/gf12/ibex/constraint.sdc index 45c4d20b68..69b60d046f 100644 --- a/flow/designs/gf12/ibex/constraint.sdc +++ b/flow/designs/gf12/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 113.805 [get_clocks $clk_name] +set_clock_latency 113.805 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf12/jpeg/constraint.sdc b/flow/designs/gf12/jpeg/constraint.sdc index 7fdb85b2d0..0e2863b20b 100644 --- a/flow/designs/gf12/jpeg/constraint.sdc +++ b/flow/designs/gf12/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 108.170 [get_clocks $clk_name] +set_clock_latency 108.170 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf12/swerv_wrapper/constraint.sdc b/flow/designs/gf12/swerv_wrapper/constraint.sdc index 89bb8f58c2..2daeed4a1d 100644 --- a/flow/designs/gf12/swerv_wrapper/constraint.sdc +++ b/flow/designs/gf12/swerv_wrapper/constraint.sdc @@ -8,15 +8,15 @@ current_design swerv_wrapper ############################################################################### create_clock -name core_clock -period 1500.0 -waveform {0.0000 750.0} [get_ports {clk}] create_clock -name vclk_core_clock -period 1500.0 -set_clock_latency 187.5 [get_clocks {core_clock}] -set_clock_latency 187.5 [get_clocks {vclk_core_clock}] +set_clock_latency 244.780 [get_clocks {core_clock}] +set_clock_latency 244.780 [get_clocks {vclk_core_clock}] set_clock_uncertainty -setup 70.0000 core_clock set_clock_uncertainty -hold 70.0000 core_clock #set_propagated_clock [get_clocks {core_clock}] create_clock -name jtag_clock -period 1500 -waveform {0.0000 750.0} [get_ports {jtag_tck}] create_clock -name vclk_jtag_clock -period 1500 -set_clock_latency 187.5 [get_clocks {jtag_clock}] -set_clock_latency 187.5 [get_clocks {vclk_jtag_clock}] +set_clock_latency 58.435 [get_clocks {jtag_clock}] +set_clock_latency 58.435 [get_clocks {vclk_jtag_clock}] set_clock_uncertainty -setup 70.0000 jtag_clock set_clock_uncertainty -hold 70.0000 jtag_clock #set_propagated_clock [get_clocks {jtag_clock}] diff --git a/flow/designs/gf12/tinyRocket/constraint.sdc b/flow/designs/gf12/tinyRocket/constraint.sdc index 36738c4e93..3853c418be 100644 --- a/flow/designs/gf12/tinyRocket/constraint.sdc +++ b/flow/designs/gf12/tinyRocket/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 121.455 [get_clocks $clk_name] +set_clock_latency 121.455 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf180/aes/constraint.sdc b/flow/designs/gf180/aes/constraint.sdc index e4dd8807fe..915feeed7d 100644 --- a/flow/designs/gf180/aes/constraint.sdc +++ b/flow/designs/gf180/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.715 [get_clocks $clk_name] +set_clock_latency 0.715 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf180/ibex/constraint.sdc b/flow/designs/gf180/ibex/constraint.sdc index f7b02ffb4b..be5cd1fdc0 100644 --- a/flow/designs/gf180/ibex/constraint.sdc +++ b/flow/designs/gf180/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.120 [get_clocks $clk_name] +set_clock_latency 1.120 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf180/jpeg/constraint.sdc b/flow/designs/gf180/jpeg/constraint.sdc index 0f95432a77..4f1c46426b 100644 --- a/flow/designs/gf180/jpeg/constraint.sdc +++ b/flow/designs/gf180/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.035 [get_clocks $clk_name] +set_clock_latency 1.035 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/gf180/riscv32i/constraint.sdc b/flow/designs/gf180/riscv32i/constraint.sdc index 4e23cccf88..b779c4d4d5 100644 --- a/flow/designs/gf180/riscv32i/constraint.sdc +++ b/flow/designs/gf180/riscv32i/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.700 [get_clocks $clk_name] +set_clock_latency 0.700 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name $non_clock_inputs diff --git a/flow/designs/gf180/uart-blocks/constraint.sdc b/flow/designs/gf180/uart-blocks/constraint.sdc index 87b40db87f..dbceece162 100644 --- a/flow/designs/gf180/uart-blocks/constraint.sdc +++ b/flow/designs/gf180/uart-blocks/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.545 [get_clocks $clk_name] +set_clock_latency 0.545 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/ihp-sg13g2/aes/constraint.sdc b/flow/designs/ihp-sg13g2/aes/constraint.sdc index 26970d9df7..2547d402b3 100644 --- a/flow/designs/ihp-sg13g2/aes/constraint.sdc +++ b/flow/designs/ihp-sg13g2/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.600 [get_clocks $clk_name] +set_clock_latency 0.600 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/ihp-sg13g2/gcd/constraint.sdc b/flow/designs/ihp-sg13g2/gcd/constraint.sdc index 1fa5609ac1..98e03b4966 100644 --- a/flow/designs/ihp-sg13g2/gcd/constraint.sdc +++ b/flow/designs/ihp-sg13g2/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.185 [get_clocks $clk_name] +set_clock_latency 0.185 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc b/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc index a67abe56bf..f7230be7c1 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/constraint.sdc @@ -11,8 +11,8 @@ set clk_core_io_name vclk_clk_core create_clock -name $clk_core_io_name -period 20.0 set input_delay_value_clk_core 4.0 set output_delay_value_clk_core 4.0 -set_clock_latency [expr $input_delay_value_clk_core * 0.5] [get_clocks clk_core] -set_clock_latency [expr $input_delay_value_clk_core * 0.5] [get_clocks $clk_core_io_name] +set_clock_latency 0.480 [get_clocks clk_core] +set_clock_latency 0.480 [get_clocks $clk_core_io_name] set_clock_uncertainty 0.15 [get_clocks clk_core] set_clock_transition 0.25 [get_clocks clk_core] diff --git a/flow/designs/ihp-sg13g2/ibex/constraint.sdc b/flow/designs/ihp-sg13g2/ibex/constraint.sdc index d2de73ec15..ba3ee5b0de 100644 --- a/flow/designs/ihp-sg13g2/ibex/constraint.sdc +++ b/flow/designs/ihp-sg13g2/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.905 [get_clocks $clk_name] +set_clock_latency 0.905 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc b/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc index 9f3f772f51..63e196d83d 100644 --- a/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc +++ b/flow/designs/ihp-sg13g2/ibex/constraint_doe.sdc @@ -9,8 +9,8 @@ current_design ibex_core ############################################################################### create_clock -name core_clock -period 15.0 -waveform {0.0000 7.5} [get_ports {clk_i}] create_clock -name vclk -period 15.0 -set_clock_latency [expr $io_delay * 0.5] [get_clocks {core_clock}] -set_clock_latency [expr $io_delay * 0.5] [get_clocks {vclk}] +set_clock_latency 0.905 [get_clocks {core_clock}] +set_clock_latency 0.905 [get_clocks {vclk}] set_clock_uncertainty $uncertainty [all_clocks] # diff --git a/flow/designs/ihp-sg13g2/jpeg/constraint.sdc b/flow/designs/ihp-sg13g2/jpeg/constraint.sdc index 2ddd9272bc..ec75c33dd7 100644 --- a/flow/designs/ihp-sg13g2/jpeg/constraint.sdc +++ b/flow/designs/ihp-sg13g2/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.295 [get_clocks $clk_name] +set_clock_latency 1.295 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc b/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc index 06d3efa518..890bd69c16 100644 --- a/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc +++ b/flow/designs/ihp-sg13g2/riscv32i/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.595 [get_clocks $clk_name] +set_clock_latency 0.595 [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { diff --git a/flow/designs/ihp-sg13g2/spi/constraint.sdc b/flow/designs/ihp-sg13g2/spi/constraint.sdc index 9a71fc4a5c..9f1e87f204 100644 --- a/flow/designs/ihp-sg13g2/spi/constraint.sdc +++ b/flow/designs/ihp-sg13g2/spi/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.200 [get_clocks $clk_name] +set_clock_latency 0.200 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/aes/constraint.sdc b/flow/designs/nangate45/aes/constraint.sdc index d61bace699..21507a3bba 100644 --- a/flow/designs/nangate45/aes/constraint.sdc +++ b/flow/designs/nangate45/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.210 [get_clocks $clk_name] +set_clock_latency 0.210 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/ariane133/ariane.sdc b/flow/designs/nangate45/ariane133/ariane.sdc index 2c085f4107..e1a88c49be 100644 --- a/flow/designs/nangate45/ariane133/ariane.sdc +++ b/flow/designs/nangate45/ariane133/ariane.sdc @@ -13,8 +13,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.535 [get_clocks $clk_name] +set_clock_latency 0.535 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/ariane136/constraint.sdc b/flow/designs/nangate45/ariane136/constraint.sdc index 875aad3e44..8f2afc5cf4 100644 --- a/flow/designs/nangate45/ariane136/constraint.sdc +++ b/flow/designs/nangate45/ariane136/constraint.sdc @@ -1,7 +1,7 @@ create_clock [get_ports clk_i] -name core_clock -period 6 -waveform {0 3} create_clock -name vclk -period 6 -set_clock_latency 0 [get_clocks {core_clock}] -set_clock_latency 0 [get_clocks {vclk}] +set_clock_latency 0.565 [get_clocks {core_clock}] +set_clock_latency 0.565 [get_clocks {vclk}] set_input_delay -clock vclk 0 [get_ports clk_i] set_input_delay -clock vclk 0 [get_ports rst_ni] set_input_delay -clock vclk 0 [get_ports {boot_addr_i[63]}] diff --git a/flow/designs/nangate45/black_parrot/constraint.sdc b/flow/designs/nangate45/black_parrot/constraint.sdc index 7dc4f49461..e047c3be24 100644 --- a/flow/designs/nangate45/black_parrot/constraint.sdc +++ b/flow/designs/nangate45/black_parrot/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.605 [get_clocks $clk_name] +set_clock_latency 0.605 [get_clocks $clk_io_name] set_input_delay -clock $clk_io_name -max 3.42 [get_ports reset_i] set_input_delay -clock $clk_io_name -min $min_arrival [get_ports reset_i] diff --git a/flow/designs/nangate45/bp_be_top/constraint.sdc b/flow/designs/nangate45/bp_be_top/constraint.sdc index 5385f3aae2..2ebc9d8e38 100644 --- a/flow/designs/nangate45/bp_be_top/constraint.sdc +++ b/flow/designs/nangate45/bp_be_top/constraint.sdc @@ -1,7 +1,7 @@ create_clock [get_ports clk_i] -name CLK -period 2.6 -waveform {0 1.3} create_clock -name vclk -period 2.6 -set_clock_latency 0.3 [get_clocks {CLK}] -set_clock_latency 0.3 [get_clocks {vclk}] +set_clock_latency 0.360 [get_clocks {CLK}] +set_clock_latency 0.360 [get_clocks {vclk}] set_input_delay -clock vclk -max 0.6 [get_ports reset_i] set_input_delay -clock vclk -min 0.6 [get_ports reset_i] set_input_delay -clock vclk -max 0.6 [get_ports {fe_queue_i[133]}] diff --git a/flow/designs/nangate45/bp_fe_top/constraint.sdc b/flow/designs/nangate45/bp_fe_top/constraint.sdc index 3878933f41..77e301c890 100644 --- a/flow/designs/nangate45/bp_fe_top/constraint.sdc +++ b/flow/designs/nangate45/bp_fe_top/constraint.sdc @@ -1,8 +1,8 @@ set clk_period 1.8 create_clock [get_ports clk_i] -name CLK -period $clk_period create_clock -name vclk -period $clk_period -set_clock_latency [expr $clk_period * .2] [get_clocks {CLK}] -set_clock_latency [expr $clk_period * .2] [get_clocks {vclk}] +set_clock_latency 0.355 [get_clocks {CLK}] +set_clock_latency 0.355 [get_clocks {vclk}] set io_delay [expr $clk_period * .2] set_input_delay -clock vclk $io_delay [get_ports reset_i] set_input_delay -clock vclk $io_delay [get_ports {icache_id_i[0]}] diff --git a/flow/designs/nangate45/bp_multi_top/constraint.sdc b/flow/designs/nangate45/bp_multi_top/constraint.sdc index 9719cc81b8..85c75ad3ab 100644 --- a/flow/designs/nangate45/bp_multi_top/constraint.sdc +++ b/flow/designs/nangate45/bp_multi_top/constraint.sdc @@ -1,7 +1,7 @@ create_clock [get_ports clk_i] -name CLK -period 4.8 -waveform {0 2.4} create_clock -name vclk -period 4.8 -set_clock_latency 0.9 [get_clocks {CLK}] -set_clock_latency 0.9 [get_clocks {vclk}] +set_clock_latency 0.540 [get_clocks {CLK}] +set_clock_latency 0.540 [get_clocks {vclk}] set_input_delay -clock vclk -max 1.8 [get_ports reset_i] set_input_delay -clock vclk -min 0.6 [get_ports reset_i] set_input_delay -clock vclk -max 1.8 [get_ports {cce_inst_boot_rom_data_i[95]}] diff --git a/flow/designs/nangate45/dynamic_node/constraint.sdc b/flow/designs/nangate45/dynamic_node/constraint.sdc index 9ca68dcaab..06e84516f7 100644 --- a/flow/designs/nangate45/dynamic_node/constraint.sdc +++ b/flow/designs/nangate45/dynamic_node/constraint.sdc @@ -8,8 +8,8 @@ current_design dynamic_node_top_wrap ############################################################################### create_clock -name clk -period 6.0 [get_ports {clk}] create_clock -name vclk -period 6.0 -set_clock_latency 2.55 [get_clocks {clk}] -set_clock_latency 2.55 [get_clocks {vclk}] +set_clock_latency 0.240 [get_clocks {clk}] +set_clock_latency 0.240 [get_clocks {vclk}] set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[0]}] set_input_delay 5.1000 -clock [get_clocks {vclk}] -max -add_delay [get_ports {dataIn_E[0]}] set_input_delay 4.0200 -clock [get_clocks {vclk}] -min -add_delay [get_ports {dataIn_E[10]}] diff --git a/flow/designs/nangate45/gcd/constraint.sdc b/flow/designs/nangate45/gcd/constraint.sdc index 0b0a3978c2..763325d90f 100644 --- a/flow/designs/nangate45/gcd/constraint.sdc +++ b/flow/designs/nangate45/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.070 [get_clocks $clk_name] +set_clock_latency 0.070 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/ibex/constraint.sdc b/flow/designs/nangate45/ibex/constraint.sdc index 7f0d00bfa7..adef53b347 100644 --- a/flow/designs/nangate45/ibex/constraint.sdc +++ b/flow/designs/nangate45/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.285 [get_clocks $clk_name] +set_clock_latency 0.285 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/jpeg/constraint.sdc b/flow/designs/nangate45/jpeg/constraint.sdc index 0b36a31abb..5e05762186 100644 --- a/flow/designs/nangate45/jpeg/constraint.sdc +++ b/flow/designs/nangate45/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.290 [get_clocks $clk_name] +set_clock_latency 0.290 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/mempool_group/mempool_group.sdc b/flow/designs/nangate45/mempool_group/mempool_group.sdc index a8f54aa908..f389907a8e 100755 --- a/flow/designs/nangate45/mempool_group/mempool_group.sdc +++ b/flow/designs/nangate45/mempool_group/mempool_group.sdc @@ -12,14 +12,14 @@ set clock_port_mempool_tile clk_i create_clock -name clk_i -period $clock_cycle [get_ports $clock_port_mempool_tile] set_clock_uncertainty $uncertainty [all_clocks] set_max_transition $maxTransition -clock_path [get_clocks clk_i] -set_clock_latency $pre_cts_clock_latency_estimate [get_clocks clk_i] +set_clock_latency 0.560 [get_clocks clk_i] #set_propagated_clock [get_clocks clk_i] # Create virtual clock. create_clock -name "vclk_i" -period $clock_cycle set_clock_uncertainty $uncertainty [get_clocks vclk_i] -set_clock_latency $pre_cts_clock_latency_estimate [get_clocks vclk_i] +set_clock_latency 0.560 [get_clocks vclk_i] set_max_transition $maxTransition -clock_path [get_clocks vclk_i] set_input_delay -clock [get_clocks vclk_i] -add_delay -max $io_delay \ diff --git a/flow/designs/nangate45/swerv/constraint.sdc b/flow/designs/nangate45/swerv/constraint.sdc index 1248edd19e..5c5a10fcfd 100644 --- a/flow/designs/nangate45/swerv/constraint.sdc +++ b/flow/designs/nangate45/swerv/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.360 [get_clocks $clk_name] +set_clock_latency 0.360 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/nangate45/swerv_wrapper/constraint.sdc b/flow/designs/nangate45/swerv_wrapper/constraint.sdc index a150cc19a7..beb25bbca3 100644 --- a/flow/designs/nangate45/swerv_wrapper/constraint.sdc +++ b/flow/designs/nangate45/swerv_wrapper/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.480 [get_clocks $clk_name] +set_clock_latency 0.480 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/aes/constraint.sdc b/flow/designs/sky130hd/aes/constraint.sdc index 819093c9b7..0cd88fbe13 100644 --- a/flow/designs/sky130hd/aes/constraint.sdc +++ b/flow/designs/sky130hd/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.710 [get_clocks $clk_name] +set_clock_latency 0.710 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/chameleon/constraint.sdc b/flow/designs/sky130hd/chameleon/constraint.sdc index e00ecac32c..1aefc46fba 100644 --- a/flow/designs/sky130hd/chameleon/constraint.sdc +++ b/flow/designs/sky130hd/chameleon/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.305 [get_clocks $clk_name] +set_clock_latency 1.305 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/gcd/constraint.sdc b/flow/designs/sky130hd/gcd/constraint.sdc index 535702a25d..0446436f57 100644 --- a/flow/designs/sky130hd/gcd/constraint.sdc +++ b/flow/designs/sky130hd/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.290 [get_clocks $clk_name] +set_clock_latency 0.290 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/ibex/constraint.sdc b/flow/designs/sky130hd/ibex/constraint.sdc index 0d502db980..b7ebd330aa 100644 --- a/flow/designs/sky130hd/ibex/constraint.sdc +++ b/flow/designs/sky130hd/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.095 [get_clocks $clk_name] +set_clock_latency 1.095 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/ibex/constraint_doe.sdc b/flow/designs/sky130hd/ibex/constraint_doe.sdc index 9f3f772f51..557331cc17 100644 --- a/flow/designs/sky130hd/ibex/constraint_doe.sdc +++ b/flow/designs/sky130hd/ibex/constraint_doe.sdc @@ -9,8 +9,8 @@ current_design ibex_core ############################################################################### create_clock -name core_clock -period 15.0 -waveform {0.0000 7.5} [get_ports {clk_i}] create_clock -name vclk -period 15.0 -set_clock_latency [expr $io_delay * 0.5] [get_clocks {core_clock}] -set_clock_latency [expr $io_delay * 0.5] [get_clocks {vclk}] +set_clock_latency 1.095 [get_clocks {core_clock}] +set_clock_latency 1.095 [get_clocks {vclk}] set_clock_uncertainty $uncertainty [all_clocks] # diff --git a/flow/designs/sky130hd/jpeg/constraint.sdc b/flow/designs/sky130hd/jpeg/constraint.sdc index 3e9d6db042..a599f28c33 100644 --- a/flow/designs/sky130hd/jpeg/constraint.sdc +++ b/flow/designs/sky130hd/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 1.175 [get_clocks $clk_name] +set_clock_latency 1.175 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hd/microwatt/constraint.sdc b/flow/designs/sky130hd/microwatt/constraint.sdc index 4043d3fa3e..6064d5015e 100644 --- a/flow/designs/sky130hd/microwatt/constraint.sdc +++ b/flow/designs/sky130hd/microwatt/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 3.960 [get_clocks $clk_name] +set_clock_latency 3.960 [get_clocks $clk_io_name] # Should we create a virtual clock to constrain the UART since it is a much slower clock? set_input_delay [expr $clk_period * $clk_io_pct] -clock $clk_io_name [get_ports uart0_rxd] @@ -52,10 +52,10 @@ set jtag_clk_io_pct 0.2 set jtag_clk_port [get_ports $jtag_clk_port_name] create_clock -name $jtag_clk_name -period $jtag_clk_period $jtag_clk_port -set_clock_latency [expr $jtag_clk_period * $jtag_clk_io_pct * 0.5] [get_clocks $jtag_clk_name] +set_clock_latency 1.525 [get_clocks $jtag_clk_name] set jtag_io_clk_name vclk_$jtag_clk_name create_clock -name $jtag_io_clk_name -period $jtag_clk_period -set_clock_latency [expr $jtag_clk_period * $jtag_clk_io_pct * 0.5] [get_clocks $jtag_io_clk_name] +set_clock_latency 1.525 [get_clocks $jtag_io_clk_name] set_clock_groups -name group1 -logically_exclusive \ -group [concat [get_clocks $jtag_clk_name] [get_clocks $jtag_io_clk_name]] \ diff --git a/flow/designs/sky130hd/riscv32i/constraint.sdc b/flow/designs/sky130hd/riscv32i/constraint.sdc index 06d3efa518..dc46b2ee11 100644 --- a/flow/designs/sky130hd/riscv32i/constraint.sdc +++ b/flow/designs/sky130hd/riscv32i/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.775 [get_clocks $clk_name] +set_clock_latency 0.775 [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { diff --git a/flow/designs/sky130hs/aes/constraint.sdc b/flow/designs/sky130hs/aes/constraint.sdc index f7b72b6623..dc00a5f090 100644 --- a/flow/designs/sky130hs/aes/constraint.sdc +++ b/flow/designs/sky130hs/aes/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.460 [get_clocks $clk_name] +set_clock_latency 0.460 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hs/gcd/constraint.sdc b/flow/designs/sky130hs/gcd/constraint.sdc index 6565a00723..3a36bba448 100644 --- a/flow/designs/sky130hs/gcd/constraint.sdc +++ b/flow/designs/sky130hs/gcd/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.235 [get_clocks $clk_name] +set_clock_latency 0.235 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hs/ibex/constraint.sdc b/flow/designs/sky130hs/ibex/constraint.sdc index aee2fadb2c..500c60abcf 100644 --- a/flow/designs/sky130hs/ibex/constraint.sdc +++ b/flow/designs/sky130hs/ibex/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.785 [get_clocks $clk_name] +set_clock_latency 0.785 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hs/jpeg/constraint.sdc b/flow/designs/sky130hs/jpeg/constraint.sdc index ec41ebfb37..2a20d289a2 100644 --- a/flow/designs/sky130hs/jpeg/constraint.sdc +++ b/flow/designs/sky130hs/jpeg/constraint.sdc @@ -10,8 +10,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.700 [get_clocks $clk_name] +set_clock_latency 0.700 [get_clocks $clk_io_name] set non_clock_inputs [all_inputs -no_clocks] diff --git a/flow/designs/sky130hs/riscv32i/constraint.sdc b/flow/designs/sky130hs/riscv32i/constraint.sdc index d2bdd788bc..14993ff7d5 100644 --- a/flow/designs/sky130hs/riscv32i/constraint.sdc +++ b/flow/designs/sky130hs/riscv32i/constraint.sdc @@ -8,8 +8,8 @@ set clk_port [get_ports $clk_port_name] create_clock -name $clk_name -period $clk_period $clk_port set clk_io_name vclk_$clk_name create_clock -name $clk_io_name -period $clk_period -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_name] -set_clock_latency [expr $clk_period * $clk_io_pct * 0.5] [get_clocks $clk_io_name] +set_clock_latency 0.465 [get_clocks $clk_name] +set_clock_latency 0.465 [get_clocks $clk_io_name] set non_clock_inputs [list] foreach input [all_inputs] { From 297ca577a92ba1b62390d0456ad02a4260a60123 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Mon, 15 Jun 2026 23:54:43 +0900 Subject: [PATCH 4/9] flow: Update CI metric thresholds Relax metric thresholds for designs affected by the updated IO clock latency estimates. Use the latest public and secure CI results to update timing and wirelength rules for failing designs. Signed-off-by: Jaehyun Kim --- flow/designs/asap7/aes-block/rules-base.json | 6 +++--- flow/designs/asap7/ibex/rules-base.json | 2 +- flow/designs/gf12/gcd/rules-base.json | 4 ++-- flow/designs/gf180/ibex/rules-base.json | 8 ++++---- flow/designs/ihp-sg13g2/ibex/rules-base.json | 2 +- flow/designs/nangate45/ariane133/rules-base.json | 8 ++++---- flow/designs/nangate45/bp_be_top/rules-base.json | 4 ++-- flow/designs/nangate45/jpeg/rules-base.json | 8 ++++---- flow/designs/nangate45/swerv/rules-base.json | 2 +- flow/designs/nangate45/swerv_wrapper/rules-base.json | 6 +++--- flow/designs/sky130hd/chameleon/rules-base.json | 4 ++-- flow/designs/sky130hd/jpeg/rules-base.json | 4 ++-- flow/designs/sky130hd/riscv32i/rules-base.json | 2 +- flow/designs/sky130hs/gcd/rules-base.json | 4 ++-- flow/designs/sky130hs/riscv32i/rules-base.json | 10 +++++----- 15 files changed, 37 insertions(+), 37 deletions(-) diff --git a/flow/designs/asap7/aes-block/rules-base.json b/flow/designs/asap7/aes-block/rules-base.json index 788ac0af85..0c560bb6b0 100644 --- a/flow/designs/asap7/aes-block/rules-base.json +++ b/flow/designs/asap7/aes-block/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -3220.0, + "value": -4300.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -31.5, + "value": -35.0, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -123.0, + "value": -1500.0, "compare": ">=" }, "finish__timing__hold__ws": { diff --git a/flow/designs/asap7/ibex/rules-base.json b/flow/designs/asap7/ibex/rules-base.json index 7bd2abafed..222d35712c 100644 --- a/flow/designs/asap7/ibex/rules-base.json +++ b/flow/designs/asap7/ibex/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -7160.0, + "value": -11000.0, "compare": ">=" }, "cts__timing__hold__ws": { diff --git a/flow/designs/gf12/gcd/rules-base.json b/flow/designs/gf12/gcd/rules-base.json index 65a97f60d8..be993a7ad4 100644 --- a/flow/designs/gf12/gcd/rules-base.json +++ b/flow/designs/gf12/gcd/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -178.0, + "value": -185.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -210.0, + "value": -250.0, "compare": ">=" }, "globalroute__timing__hold__ws": { diff --git a/flow/designs/gf180/ibex/rules-base.json b/flow/designs/gf180/ibex/rules-base.json index 8fda67067c..5022d94a32 100644 --- a/flow/designs/gf180/ibex/rules-base.json +++ b/flow/designs/gf180/ibex/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -2.6, + "value": -9.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -3.92, + "value": -6.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -3.4, + "value": -10.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 764974, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/ibex/rules-base.json b/flow/designs/ihp-sg13g2/ibex/rules-base.json index 6873532826..76c6040979 100644 --- a/flow/designs/ihp-sg13g2/ibex/rules-base.json +++ b/flow/designs/ihp-sg13g2/ibex/rules-base.json @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 895142, + "value": 900000, "compare": "<=" }, "detailedroute__route__drc_errors": { diff --git a/flow/designs/nangate45/ariane133/rules-base.json b/flow/designs/nangate45/ariane133/rules-base.json index 235e107516..ad5b2416dd 100644 --- a/flow/designs/nangate45/ariane133/rules-base.json +++ b/flow/designs/nangate45/ariane133/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -540.0, + "value": -700.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.464, + "value": -0.52, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -800.0, + "value": -850.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 836564, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/nangate45/bp_be_top/rules-base.json b/flow/designs/nangate45/bp_be_top/rules-base.json index 768c9fae7e..eb5f91b548 100644 --- a/flow/designs/nangate45/bp_be_top/rules-base.json +++ b/flow/designs/nangate45/bp_be_top/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -20.2, + "value": -23.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 275387, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/nangate45/jpeg/rules-base.json b/flow/designs/nangate45/jpeg/rules-base.json index 6776290021..d40c595964 100644 --- a/flow/designs/nangate45/jpeg/rules-base.json +++ b/flow/designs/nangate45/jpeg/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -37.1, + "value": -40.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -45.8, + "value": -50.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -38.0, + "value": -45.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 103424, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/nangate45/swerv/rules-base.json b/flow/designs/nangate45/swerv/rules-base.json index 35e26d3adc..9a30cb0e4b 100644 --- a/flow/designs/nangate45/swerv/rules-base.json +++ b/flow/designs/nangate45/swerv/rules-base.json @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -502.0, + "value": -530.0, "compare": ">=" }, "globalroute__timing__hold__ws": { diff --git a/flow/designs/nangate45/swerv_wrapper/rules-base.json b/flow/designs/nangate45/swerv_wrapper/rules-base.json index a6b7f85fc9..31ba40d221 100644 --- a/flow/designs/nangate45/swerv_wrapper/rules-base.json +++ b/flow/designs/nangate45/swerv_wrapper/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -156.0, + "value": -230.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -157.0, + "value": -270.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -94,7 +94,7 @@ "compare": ">=" }, "finish__timing__setup__tns": { - "value": -143.0, + "value": -250.0, "compare": ">=" }, "finish__timing__hold__ws": { diff --git a/flow/designs/sky130hd/chameleon/rules-base.json b/flow/designs/sky130hd/chameleon/rules-base.json index 2bf339fa88..092a06f306 100644 --- a/flow/designs/sky130hd/chameleon/rules-base.json +++ b/flow/designs/sky130hd/chameleon/rules-base.json @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -13.0, + "value": -14.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 6493440, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/sky130hd/jpeg/rules-base.json b/flow/designs/sky130hd/jpeg/rules-base.json index 9dcda76b3b..944e9566f7 100644 --- a/flow/designs/sky130hd/jpeg/rules-base.json +++ b/flow/designs/sky130hd/jpeg/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -73.8, + "value": -80.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -62,7 +62,7 @@ "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -131.0, + "value": -145.0, "compare": ">=" }, "globalroute__timing__hold__ws": { diff --git a/flow/designs/sky130hd/riscv32i/rules-base.json b/flow/designs/sky130hd/riscv32i/rules-base.json index 6621abb544..709dafe958 100644 --- a/flow/designs/sky130hd/riscv32i/rules-base.json +++ b/flow/designs/sky130hd/riscv32i/rules-base.json @@ -90,7 +90,7 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.83, + "value": -1.85, "compare": ">=" }, "finish__timing__setup__tns": { diff --git a/flow/designs/sky130hs/gcd/rules-base.json b/flow/designs/sky130hs/gcd/rules-base.json index 6aa0c15490..22f8589a8c 100644 --- a/flow/designs/sky130hs/gcd/rules-base.json +++ b/flow/designs/sky130hs/gcd/rules-base.json @@ -42,7 +42,7 @@ "compare": ">=" }, "cts__timing__setup__tns": { - "value": -11.2, + "value": -12.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 7136, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/sky130hs/riscv32i/rules-base.json b/flow/designs/sky130hs/riscv32i/rules-base.json index a899b02fab..cbe973a2f7 100644 --- a/flow/designs/sky130hs/riscv32i/rules-base.json +++ b/flow/designs/sky130hs/riscv32i/rules-base.json @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.932, + "value": -1.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -270.0, + "value": -400.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.817, + "value": -0.9, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -95.0, + "value": -250.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -109,4 +109,4 @@ "value": 112385, "compare": "<=" } -} +} \ No newline at end of file From cb16bc68549b2d3859b9225080f5638249bb92f2 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Wed, 17 Jun 2026 15:48:44 +0900 Subject: [PATCH 5/9] flow: Bump OpenROAD for CTS virtual clock latency fix Update the OpenROAD submodule to the private secure-fix-cts-propagated-clock commit that preserves virtual clock latency during CTS. This lets the SDC virtual IO clock latency changes affect post-CTS timing and downstream QoR in CI. Only the OpenROAD submodule pointer is changed. Signed-off-by: Jaehyun Kim --- tools/OpenROAD | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/tools/OpenROAD b/tools/OpenROAD index 065077a742..0f7aa1521d 160000 --- a/tools/OpenROAD +++ b/tools/OpenROAD @@ -1 +1 @@ -Subproject commit 065077a74241c413b4090b06f75f4672e0cf83cc +Subproject commit 0f7aa1521d0865ec68a69171c4e38d77f208deaa From 57543e88404f8302aba81900f4e6c568d02dc5dc Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Wed, 17 Jun 2026 18:18:47 +0900 Subject: [PATCH 6/9] test: Rebase public flow metrics Update metadata golden files for the public PR-4294 merge run. Use the PR-4294-merge #10 report metrics for designs that failed the public inline metric comparison so the expected metric baseline matches the virtual IO clock constraints. Signed-off-by: Jaehyun Kim --- .../asap7/aes-block/metadata-base-ok.json | 490 ++++++++++++++ .../asap7/aes-mbff/metadata-base-ok.json | 510 +++++++++++++++ flow/designs/asap7/aes/metadata-base-ok.json | 508 +++++++++++++++ .../asap7/ethmac/metadata-base-ok.json | 526 +++++++++++++++ .../asap7/ethmac_lvt/metadata-base-ok.json | 524 +++++++++++++++ .../riscv32i-mock-sram/metadata-base-ok.json | 527 +++++++++++++++ .../asap7/riscv32i/metadata-base-ok.json | 530 +++++++++++++++ flow/designs/asap7/uart/metadata-base-ok.json | 496 ++++++++++++++ .../gf180/aes-hybrid/metadata-base-ok.json | 536 ++++++++++++++++ flow/designs/gf180/aes/metadata-base-ok.json | 510 +++++++++++++++ flow/designs/gf180/ibex/metadata-base-ok.json | 534 ++++++++++++++++ flow/designs/gf180/jpeg/metadata-base-ok.json | 524 +++++++++++++++ .../gf180/riscv32i/metadata-base-ok.json | 533 +++++++++++++++ .../gf180/uart-blocks/metadata-base-ok.json | 494 ++++++++++++++ .../ihp-sg13g2/aes/metadata-base-ok.json | 516 +++++++++++++++ .../i2c-gpio-expander/metadata-base-ok.json | 605 +++++++++++------- .../ihp-sg13g2/ibex/metadata-base-ok.json | 590 +++++++++++++++++ .../ihp-sg13g2/jpeg/metadata-base-ok.json | 505 +++++++++++++++ .../ihp-sg13g2/riscv32i/metadata-base-ok.json | 514 +++++++++++++++ .../nangate45/aes/metadata-base-ok.json | 485 ++++++++++++++ .../nangate45/ariane133/metadata-base-ok.json | 526 +++++++++++++++ .../nangate45/ariane136/metadata-base-ok.json | 510 +++++++++++++++ .../nangate45/ibex/metadata-base-ok.json | 495 ++++++++++++++ .../nangate45/jpeg/metadata-base-ok.json | 496 ++++++++++++++ .../nangate45/swerv/metadata-base-ok.json | 521 +++++++++++++++ .../swerv_wrapper/metadata-base-ok.json | 507 +++++++++++++++ .../sky130hd/aes/metadata-base-ok.json | 541 ++++++++++++++++ .../sky130hd/chameleon/metadata-base-ok.json | 523 +++++++++++++++ .../sky130hd/gcd/metadata-base-ok.json | 499 +++++++++++++++ .../sky130hd/jpeg/metadata-base-ok.json | 517 +++++++++++++++ .../sky130hd/microwatt/metadata-base-ok.json | 557 ++++++++++++++++ .../sky130hd/riscv32i/metadata-base-ok.json | 509 +++++++++++++++ .../sky130hs/aes/metadata-base-ok.json | 525 +++++++++++++++ .../sky130hs/jpeg/metadata-base-ok.json | 525 +++++++++++++++ .../sky130hs/riscv32i/metadata-base-ok.json | 526 +++++++++++++++ 35 files changed, 17990 insertions(+), 244 deletions(-) create mode 100644 flow/designs/asap7/aes-block/metadata-base-ok.json create mode 100644 flow/designs/asap7/aes-mbff/metadata-base-ok.json create mode 100644 flow/designs/asap7/aes/metadata-base-ok.json create mode 100644 flow/designs/asap7/ethmac/metadata-base-ok.json create mode 100644 flow/designs/asap7/ethmac_lvt/metadata-base-ok.json create mode 100644 flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json create mode 100644 flow/designs/asap7/riscv32i/metadata-base-ok.json create mode 100644 flow/designs/asap7/uart/metadata-base-ok.json create mode 100644 flow/designs/gf180/aes-hybrid/metadata-base-ok.json create mode 100644 flow/designs/gf180/aes/metadata-base-ok.json create mode 100644 flow/designs/gf180/ibex/metadata-base-ok.json create mode 100644 flow/designs/gf180/jpeg/metadata-base-ok.json create mode 100644 flow/designs/gf180/riscv32i/metadata-base-ok.json create mode 100644 flow/designs/gf180/uart-blocks/metadata-base-ok.json create mode 100644 flow/designs/ihp-sg13g2/aes/metadata-base-ok.json create mode 100644 flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json create mode 100644 flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json create mode 100644 flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json create mode 100644 flow/designs/nangate45/aes/metadata-base-ok.json create mode 100644 flow/designs/nangate45/ariane133/metadata-base-ok.json create mode 100644 flow/designs/nangate45/ariane136/metadata-base-ok.json create mode 100644 flow/designs/nangate45/ibex/metadata-base-ok.json create mode 100644 flow/designs/nangate45/jpeg/metadata-base-ok.json create mode 100644 flow/designs/nangate45/swerv/metadata-base-ok.json create mode 100644 flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/aes/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/chameleon/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/gcd/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/jpeg/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/microwatt/metadata-base-ok.json create mode 100644 flow/designs/sky130hd/riscv32i/metadata-base-ok.json create mode 100644 flow/designs/sky130hs/aes/metadata-base-ok.json create mode 100644 flow/designs/sky130hs/jpeg/metadata-base-ok.json create mode 100644 flow/designs/sky130hs/riscv32i/metadata-base-ok.json diff --git a/flow/designs/asap7/aes-block/metadata-base-ok.json b/flow/designs/asap7/aes-block/metadata-base-ok.json new file mode 100644 index 0000000000..9dfc8b8e2b --- /dev/null +++ b/flow/designs/asap7/aes-block/metadata-base-ok.json @@ -0,0 +1,490 @@ +{ + "constraints__clocks__count": 1, + "constraints__clocks__details": [ + "clk: 450.0000" + ], + "cts__clock__skew__hold": 42.6669, + "cts__clock__skew__setup": 33.8942, + "cts__cpu__total": 11.39, + "cts__design__core__area": 12028.4, + "cts__design__die__area": 12950.7, + "cts__design__instance__area": 5868.06, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 5118.21, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 749.849, + "cts__design__instance__count": 9051, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 21, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 92, + "cts__design__instance__count__stdcell": 9030, + "cts__design__instance__displacement__max": 1.069, + "cts__design__instance__displacement__mean": 0.007, + "cts__design__instance__displacement__total": 65.406, + "cts__design__instance__utilization": 0.487851, + "cts__design__instance__utilization__stdcell": 0.108514, + "cts__design__io": 390, + "cts__design__nets": 5419, + "cts__design__rows": 1955, + "cts__design__rows__asap7sc7p5t": 1955, + "cts__design__sites": 259686, + "cts__design__sites__asap7sc7p5t": 259686, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 52213, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 9.28, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 292552.0, + "cts__power__internal__total": 0.00505735, + "cts__power__leakage__total": 4.63352e-07, + "cts__power__switching__total": 0.00315226, + "cts__power__total": 0.00821007, + "cts__route__wirelength__estimated": 41961.8, + "cts__runtime__total": "0:09.28", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.723229, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.570071, + "cts__timing__drv__setup_violation_count": 127, + "cts__timing__fmax": 1954640000.0, + "cts__timing__fmax__clock__clk": 1954640000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 44.4465, + "cts__timing__setup__tns": -4225.52, + "cts__timing__setup__ws": -61.6031, + "cts__utilizatin__before__dpl": 48.7851, + "design__io__hpwl": 17106376, + "design__violations": 0, + "detailedplace__cpu__total": 3.66, + "detailedplace__design__core__area": 12028.4, + "detailedplace__design__die__area": 12950.7, + "detailedplace__design__instance__area": 5830.5, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 5118.21, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 712.291, + "detailedplace__design__instance__count": 8903, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 21, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 8882, + "detailedplace__design__instance__displacement__max": 8.919, + "detailedplace__design__instance__displacement__mean": 0.182, + "detailedplace__design__instance__displacement__total": 1621.72, + "detailedplace__design__instance__utilization": 0.484729, + "detailedplace__design__instance__utilization__stdcell": 0.103079, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 5299, + "detailedplace__design__rows": 1955, + "detailedplace__design__rows__asap7sc7p5t": 1955, + "detailedplace__design__sites": 259686, + "detailedplace__design__sites__asap7sc7p5t": 259686, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 1057470.0, + "detailedplace__dpl__hpwl__delta__percent": 3, + "detailedplace__elapsed_seconds": 2.96, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 272812.0, + "detailedplace__power__internal__total": 0.00370075, + "detailedplace__power__leakage__total": 4.22365e-07, + "detailedplace__power__switching__total": 0.00221716, + "detailedplace__power__total": 0.00591834, + "detailedplace__route__wirelength__estimated": 41404.7, + "detailedplace__runtime__total": "0:02.96", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.721894, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.57005, + "detailedplace__timing__drv__setup_violation_count": 131, + "detailedplace__timing__fmax": 1806340000.0, + "detailedplace__timing__fmax__clock__clk": 1806340000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 46.0607, + "detailedplace__timing__setup__tns": -6419.05, + "detailedplace__timing__setup__ws": -103.605, + "detailedplace__utilizatin__before__dpl": 48.4729, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 11, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 463, + "detailedroute__route__drc_errors__iter__1": 28, + "detailedroute__route__drc_errors__iter__2": 8, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__net": 5428, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 42366, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 42366, + "detailedroute__route__wirelength": 43705, + "detailedroute__route__wirelength__iter__0": 43877, + "detailedroute__route__wirelength__iter__1": 43718, + "detailedroute__route__wirelength__iter__2": 43706, + "detailedroute__route__wirelength__iter__3": 43705, + "finish__clock__skew__hold": 40.3279, + "finish__clock__skew__setup": 32.5037, + "finish__cpu__total": 6.32, + "finish__design__core__area": 12028.4, + "finish__design__die__area": 12950.7, + "finish__design__instance__area": 5869.43, + "finish__design__instance__area__class__clock_buffer": 20.3683, + "finish__design__instance__area__class__clock_inverter": 4.09698, + "finish__design__instance__area__class__fill_cell": 3035, + "finish__design__instance__area__class__inverter": 33.4757, + "finish__design__instance__area__class__macro": 5118.21, + "finish__design__instance__area__class__multi_input_combinational_cell": 345.211, + "finish__design__instance__area__class__sequential_cell": 151.151, + "finish__design__instance__area__class__tap_cell": 117.719, + "finish__design__instance__area__class__timing_repair_buffer": 79.1986, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 5118.21, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 751.22, + "finish__design__instance__count": 25931, + "finish__design__instance__count__class__clock_buffer": 51, + "finish__design__instance__count__class__clock_inverter": 17, + "finish__design__instance__count__class__fill_cell": 16869, + "finish__design__instance__count__class__inverter": 749, + "finish__design__instance__count__class__macro": 21, + "finish__design__instance__count__class__multi_input_combinational_cell": 2810, + "finish__design__instance__count__class__sequential_cell": 518, + "finish__design__instance__count__class__tap_cell": 4037, + "finish__design__instance__count__class__timing_repair_buffer": 859, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 21, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 9041, + "finish__design__instance__utilization": 0.487965, + "finish__design__instance__utilization__stdcell": 0.108712, + "finish__design__io": 390, + "finish__design__nets": 5430, + "finish__design__rows": 1955, + "finish__design__rows__asap7sc7p5t": 1955, + "finish__design__sites": 259686, + "finish__design__sites__asap7sc7p5t": 259686, + "finish__elapsed_seconds": 5.03, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 12, + "finish__flow__warnings__count__GUI-0066": 1, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 349660.0, + "finish__power__internal__total": 0.00503799, + "finish__power__leakage__total": 4.65198e-07, + "finish__power__switching__total": 0.00275614, + "finish__power__total": 0.0077946, + "finish__runtime__total": "0:05.03", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.798006, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.267804, + "finish__timing__drv__setup_violation_count": 108, + "finish__timing__fmax": 2065790000.0, + "finish__timing__fmax__clock__clk": 2065790000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 46.7017, + "finish__timing__setup__tns": -1429.49, + "finish__timing__setup__ws": -34.0775, + "finish__timing__wns_percent_delay": -5.993515, + "finish_merge__cpu__total": 1.74, + "finish_merge__elapsed_seconds": 2.02, + "finish_merge__mem__peak": 476800.0, + "finish_merge__runtime__total": "0:02.02", + "floorplan__cpu__total": 1.78, + "floorplan__design__core__area": 12028.4, + "floorplan__design__die__area": 12950.7, + "floorplan__design__instance__area": 5666.51, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 5118.21, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 548.295, + "floorplan__design__instance__count": 4294, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 21, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 4273, + "floorplan__design__instance__utilization": 0.471095, + "floorplan__design__instance__utilization__stdcell": 0.0793461, + "floorplan__design__io": 388, + "floorplan__design__nets": 4725, + "floorplan__design__rows": 406, + "floorplan__design__rows__asap7sc7p5t": 406, + "floorplan__design__sites": 824992, + "floorplan__design__sites__asap7sc7p5t": 824992, + "floorplan__elapsed_seconds": 1.73, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 12, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 233872.0, + "floorplan__power__internal__total": 0.00344866, + "floorplan__power__leakage__total": 3.8272e-07, + "floorplan__power__switching__total": 0.000925931, + "floorplan__power__total": 0.00437497, + "floorplan__runtime__total": "0:01.73", + "floorplan__timing__fmax": 2269810000.0, + "floorplan__timing__fmax__clock__clk": 2269810000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 43.3923, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 9.4352, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__PDN-0110": 11, + "flow__warnings__count__PDN-0195": 67, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 51.33, + "globalplace__design__core__area": 12028.4, + "globalplace__design__die__area": 12950.7, + "globalplace__design__instance__area": 5830.5, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 5118.21, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 712.291, + "globalplace__design__instance__count": 8903, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 21, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 8882, + "globalplace__design__instance__utilization": 0.484729, + "globalplace__design__instance__utilization__stdcell": 0.103079, + "globalplace__design__io": 390, + "globalplace__design__nets": 5299, + "globalplace__design__rows": 1955, + "globalplace__design__rows__asap7sc7p5t": 1955, + "globalplace__design__sites": 259686, + "globalplace__design__sites__asap7sc7p5t": 259686, + "globalplace__elapsed_seconds": 6.25, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 10, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 462452.0, + "globalplace__power__internal__total": 0.00370089, + "globalplace__power__leakage__total": 4.22365e-07, + "globalplace__power__switching__total": 0.00221386, + "globalplace__power__total": 0.00591518, + "globalplace__runtime__total": "0:06.25", + "globalplace__timing__fmax": 1812580000.0, + "globalplace__timing__fmax__clock__clk": 1812580000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 46.5328, + "globalplace__timing__setup__tns": -6540.95, + "globalplace__timing__setup__ws": -101.699, + "globalplace_io__cpu__total": 1.41, + "globalplace_io__elapsed_seconds": 1.5, + "globalplace_io__mem__peak": 215272.0, + "globalplace_io__runtime__total": "0:01.50", + "globalplace_skip_io__cpu__total": 45.0, + "globalplace_skip_io__elapsed_seconds": 2.93, + "globalplace_skip_io__mem__peak": 221940.0, + "globalplace_skip_io__runtime__total": "0:02.93", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 36.411, + "globalroute__clock__skew__setup": 30.8585, + "globalroute__cpu__total": 151.03, + "globalroute__design__core__area": 12028.4, + "globalroute__design__die__area": 12950.7, + "globalroute__design__instance__area": 5869.43, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 5118.21, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 751.22, + "globalroute__design__instance__count": 9062, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 21, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 15, + "globalroute__design__instance__count__stdcell": 9041, + "globalroute__design__instance__displacement__max": 0.756, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 12.042, + "globalroute__design__instance__utilization": 0.487965, + "globalroute__design__instance__utilization__stdcell": 0.108712, + "globalroute__design__io": 390, + "globalroute__design__nets": 5430, + "globalroute__design__rows": 1955, + "globalroute__design__rows__asap7sc7p5t": 1955, + "globalroute__design__sites": 259686, + "globalroute__design__sites__asap7sc7p5t": 259686, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 9520, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 15.44, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 12, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 3, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00026855, + "globalroute__global_route__fastroute__finalization_s": 0.0569888, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00019301, + "globalroute__global_route__fastroute__monotonic_s": 0.00316674, + "globalroute__global_route__fastroute__new_route_l_s": 5.195e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 8e-07, + "globalroute__global_route__fastroute__route_l_s": 0.00012028, + "globalroute__global_route__fastroute__route_z_s": 1.939e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 6.247e-05, + "globalroute__global_route__vias": 1515, + "globalroute__global_route__wirelength": 50354, + "globalroute__mem__peak": 566228.0, + "globalroute__power__internal__total": 0.00504102, + "globalroute__power__leakage__total": 4.65198e-07, + "globalroute__power__switching__total": 0.0028188, + "globalroute__power__total": 0.00786029, + "globalroute__route__net": 5417, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 41978.2, + "globalroute__runtime__total": "0:15.44", + "globalroute__timing__clock__slack": -8.624, + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.787385, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.434405, + "globalroute__timing__drv__setup_violation_count": 19, + "globalroute__timing__fmax": 2180440000.0, + "globalroute__timing__fmax__clock__clk": 2180440000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 48.1668, + "globalroute__timing__setup__tns": -84.0258, + "globalroute__timing__setup__ws": -8.62355, + "globalroute__utilizatin__before__dpl": 48.7965, + "macro_place__wirelength": 26669.6, + "placeopt__cpu__total": 3.43, + "placeopt__design__core__area": 12028.4, + "placeopt__design__die__area": 12950.7, + "placeopt__design__instance__area": 5830.5, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 5118.21, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 712.291, + "placeopt__design__instance__count": 8903, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 21, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 8882, + "placeopt__design__instance__utilization": 0.484729, + "placeopt__design__instance__utilization__stdcell": 0.103079, + "placeopt__design__io": 390, + "placeopt__design__nets": 5299, + "placeopt__design__rows": 1955, + "placeopt__design__rows__asap7sc7p5t": 1955, + "placeopt__design__sites": 259686, + "placeopt__design__sites__asap7sc7p5t": 259686, + "placeopt__elapsed_seconds": 2.57, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 11, + "placeopt__flow__warnings__count__RSZ-0020": 1, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 237664.0, + "placeopt__power__internal__total": 0.00370089, + "placeopt__power__leakage__total": 4.22365e-07, + "placeopt__power__switching__total": 0.00221386, + "placeopt__power__total": 0.00591518, + "placeopt__runtime__total": "0:02.57", + "placeopt__timing__drv__floating__nets": 2, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.721924, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.571023, + "placeopt__timing__drv__setup_violation_count": 131, + "placeopt__timing__fmax": 1812580000.0, + "placeopt__timing__fmax__clock__clk": 1812580000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 46.5328, + "placeopt__timing__setup__tns": -6540.95, + "placeopt__timing__setup__ws": -101.699, + "run__flow__design": "aes-block", + "run__flow__generate_date": "2026-06-17 07:50", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "ba0fbaa7-99d3-400b-b00e-249e4947c3cc", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "3fc8a6d24fdb16116484d2eed15ff2dbe4531126", + "synth__cpu__total": 2.87, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 5666.51, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 5118.21, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 548.295, + "synth__design__instance__count": 4294, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 21, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 4273, + "synth__design__io": 388, + "synth__design__nets": 4725, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 3.24, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 10, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 152284.0, + "synth__netlist__hash": "d11001678e38263ee1a14c55bc48935b767ef70e", + "synth__runtime__total": "0:03.24", + "total_elapsed_seconds": 52.95, + "total_time": "0:00:52.950000" +} \ No newline at end of file diff --git a/flow/designs/asap7/aes-mbff/metadata-base-ok.json b/flow/designs/asap7/aes-mbff/metadata-base-ok.json new file mode 100644 index 0000000000..61a2cf2c16 --- /dev/null +++ b/flow/designs/asap7/aes-mbff/metadata-base-ok.json @@ -0,0 +1,510 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 380.0000", + "vclk_clk: 380.0000" + ], + "cts__clock__skew__hold": 25.8511, + "cts__clock__skew__setup": 21.3743, + "cts__cpu__total": 16.48, + "cts__design__core__area": 3842.98, + "cts__design__die__area": 4386.41, + "cts__design__instance__area": 1682.01, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 1682.01, + "cts__design__instance__count": 15891, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 53, + "cts__design__instance__count__stdcell": 15891, + "cts__design__instance__displacement__max": 0.972, + "cts__design__instance__displacement__mean": 0.003, + "cts__design__instance__displacement__total": 55.983, + "cts__design__instance__utilization": 0.437683, + "cts__design__instance__utilization__stdcell": 0.437683, + "cts__design__io": 390, + "cts__design__nets": 15471, + "cts__design__rows": 343, + "cts__design__rows__asap7sc7p5t": 229, + "cts__design__rows__asap7sc7p5t_pg": 114, + "cts__design__sites": 394793, + "cts__design__sites__asap7sc7p5t": 263579, + "cts__design__sites__asap7sc7p5t_pg": 131214, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 31169, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 8.39, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 326260.0, + "cts__power__internal__total": 0.0606451, + "cts__power__leakage__total": 1.06432e-06, + "cts__power__switching__total": 0.0942506, + "cts__power__total": 0.154897, + "cts__route__wirelength__estimated": 51323.3, + "cts__runtime__total": "0:08.39", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.539968, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.58877, + "cts__timing__drv__setup_violation_count": 1, + "cts__timing__fmax": 2619180000.0, + "cts__timing__fmax__clock__clk": 2619180000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 37.092, + "cts__timing__setup__tns": -1.79845, + "cts__timing__setup__ws": -1.79845, + "cts__utilizatin__before__dpl": 43.7683, + "design__io__hpwl": 9515807, + "design__violations": 0, + "detailedplace__cpu__total": 4.49, + "detailedplace__design__core__area": 3842.98, + "detailedplace__design__die__area": 4386.41, + "detailedplace__design__instance__area": 1649.61, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 1649.61, + "detailedplace__design__instance__count": 15769, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 15769, + "detailedplace__design__instance__displacement__max": 0.902, + "detailedplace__design__instance__displacement__mean": 0.175, + "detailedplace__design__instance__displacement__total": 2774.77, + "detailedplace__design__instance__utilization": 0.429253, + "detailedplace__design__instance__utilization__stdcell": 0.429253, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 15380, + "detailedplace__design__rows": 343, + "detailedplace__design__rows__asap7sc7p5t": 229, + "detailedplace__design__rows__asap7sc7p5t_pg": 114, + "detailedplace__design__sites": 394793, + "detailedplace__design__sites__asap7sc7p5t": 263579, + "detailedplace__design__sites__asap7sc7p5t_pg": 131214, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 2002740.0, + "detailedplace__dpl__hpwl__delta__percent": 4, + "detailedplace__elapsed_seconds": 3.05, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 298308.0, + "detailedplace__power__internal__total": 0.058664, + "detailedplace__power__leakage__total": 1.03341e-06, + "detailedplace__power__switching__total": 0.0925523, + "detailedplace__power__total": 0.151217, + "detailedplace__route__wirelength__estimated": 50355, + "detailedplace__runtime__total": "0:03.05", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.540277, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.588791, + "detailedplace__timing__drv__setup_violation_count": 38, + "detailedplace__timing__fmax": 2506950000.0, + "detailedplace__timing__fmax__clock__clk": 2506950000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 41.9763, + "detailedplace__timing__setup__tns": -325.085, + "detailedplace__timing__setup__ws": -18.8912, + "detailedplace__utilizatin__before__dpl": 42.9253, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 2218, + "detailedroute__route__drc_errors__iter__1": 162, + "detailedroute__route__drc_errors__iter__2": 101, + "detailedroute__route__drc_errors__iter__3": 2, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 15520, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 143033, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 143033, + "detailedroute__route__wirelength": 60104, + "detailedroute__route__wirelength__iter__0": 60764, + "detailedroute__route__wirelength__iter__1": 60204, + "detailedroute__route__wirelength__iter__2": 60097, + "detailedroute__route__wirelength__iter__3": 60106, + "detailedroute__route__wirelength__iter__4": 60104, + "finish__clock__skew__hold": 11.8541, + "finish__clock__skew__setup": 10.0305, + "finish__cpu__total": 14.17, + "finish__design__core__area": 3842.98, + "finish__design__die__area": 4386.41, + "finish__design__instance__area": 1688.77, + "finish__design__instance__area__class__clock_buffer": 18.2104, + "finish__design__instance__area__class__clock_inverter": 4.2282, + "finish__design__instance__area__class__fill_cell": 2154.21, + "finish__design__instance__area__class__inverter": 40.1242, + "finish__design__instance__area__class__multi_input_combinational_cell": 1278.05, + "finish__design__instance__area__class__sequential_cell": 164.127, + "finish__design__instance__area__class__tap_cell": 20.0912, + "finish__design__instance__area__class__timing_repair_buffer": 163.938, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 1688.77, + "finish__design__instance__count": 36281, + "finish__design__instance__count__class__clock_buffer": 48, + "finish__design__instance__count__class__clock_inverter": 20, + "finish__design__instance__count__class__fill_cell": 20339, + "finish__design__instance__count__class__inverter": 891, + "finish__design__instance__count__class__multi_input_combinational_cell": 12042, + "finish__design__instance__count__class__sequential_cell": 525, + "finish__design__instance__count__class__tap_cell": 689, + "finish__design__instance__count__class__timing_repair_buffer": 1727, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 15942, + "finish__design__instance__utilization": 0.439443, + "finish__design__instance__utilization__stdcell": 0.439443, + "finish__design__io": 390, + "finish__design__nets": 15522, + "finish__design__rows": 343, + "finish__design__rows__asap7sc7p5t": 229, + "finish__design__rows__asap7sc7p5t_pg": 114, + "finish__design__sites": 394793, + "finish__design__sites__asap7sc7p5t": 263579, + "finish__design__sites__asap7sc7p5t_pg": 131214, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.762412, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00759698, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0293121, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0266418, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.740688, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0266418, + "finish__elapsed_seconds": 11.65, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 14, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 615100.0, + "finish__power__internal__total": 0.0613653, + "finish__power__leakage__total": 1.07069e-06, + "finish__power__switching__total": 0.0943499, + "finish__power__total": 0.155716, + "finish__runtime__total": "0:11.65", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.523511, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.319323, + "finish__timing__drv__setup_violation_count": 1, + "finish__timing__fmax": 2619150000.0, + "finish__timing__fmax__clock__clk": 2619150000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 42.1748, + "finish__timing__setup__tns": -1.8032, + "finish__timing__setup__ws": -1.8032, + "finish__timing__wns_percent_delay": -0.407383, + "finish_merge__cpu__total": 1.6, + "finish_merge__elapsed_seconds": 1.71, + "finish_merge__mem__peak": 508764.0, + "finish_merge__runtime__total": "0:01.71", + "floorplan__cpu__total": 1.9, + "floorplan__design__core__area": 3842.98, + "floorplan__design__die__area": 4386.41, + "floorplan__design__instance__area": 1549.05, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 1549.05, + "floorplan__design__instance__count": 14386, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 14386, + "floorplan__design__instance__utilization": 0.403086, + "floorplan__design__instance__utilization__stdcell": 0.403086, + "floorplan__design__io": 388, + "floorplan__design__nets": 14647, + "floorplan__design__rows": 343, + "floorplan__design__rows__asap7sc7p5t": 229, + "floorplan__design__rows__asap7sc7p5t_pg": 114, + "floorplan__design__sites": 394793, + "floorplan__design__sites__asap7sc7p5t": 263579, + "floorplan__design__sites__asap7sc7p5t_pg": 131214, + "floorplan__elapsed_seconds": 1.66, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 12, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 266928.0, + "floorplan__power__internal__total": 0.0529968, + "floorplan__power__leakage__total": 9.57995e-07, + "floorplan__power__switching__total": 0.0723706, + "floorplan__power__total": 0.125368, + "floorplan__runtime__total": "0:01.66", + "floorplan__timing__fmax": 2984530000.0, + "floorplan__timing__fmax__clock__clk": 2984530000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 38.7399, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 33.4664, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 85.4, + "globalplace__design__core__area": 3842.98, + "globalplace__design__die__area": 4386.41, + "globalplace__design__instance__area": 1649.61, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 1649.61, + "globalplace__design__instance__count": 15769, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 15769, + "globalplace__design__instance__utilization": 0.429253, + "globalplace__design__instance__utilization__stdcell": 0.429253, + "globalplace__design__io": 390, + "globalplace__design__nets": 15380, + "globalplace__design__rows": 343, + "globalplace__design__rows__asap7sc7p5t": 229, + "globalplace__design__rows__asap7sc7p5t_pg": 114, + "globalplace__design__sites": 394793, + "globalplace__design__sites__asap7sc7p5t": 263579, + "globalplace__design__sites__asap7sc7p5t_pg": 131214, + "globalplace__elapsed_seconds": 15.69, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 10, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 647368.0, + "globalplace__power__internal__total": 0.0586548, + "globalplace__power__leakage__total": 1.03341e-06, + "globalplace__power__switching__total": 0.0920583, + "globalplace__power__total": 0.150714, + "globalplace__runtime__total": "0:15.69", + "globalplace__timing__fmax": 2511590000.0, + "globalplace__timing__fmax__clock__clk": 2511590000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 43.075, + "globalplace__timing__setup__tns": -278.578, + "globalplace__timing__setup__ws": -18.1549, + "globalplace_io__cpu__total": 0.98, + "globalplace_io__elapsed_seconds": 1.01, + "globalplace_io__mem__peak": 224356.0, + "globalplace_io__runtime__total": "0:01.01", + "globalplace_skip_io__cpu__total": 54.51, + "globalplace_skip_io__elapsed_seconds": 2.69, + "globalplace_skip_io__mem__peak": 240016.0, + "globalplace_skip_io__runtime__total": "0:02.69", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 11.7079, + "globalroute__clock__skew__setup": 10.2227, + "globalroute__cpu__total": 230.59, + "globalroute__design__core__area": 3842.98, + "globalroute__design__die__area": 4386.41, + "globalroute__design__instance__area": 1688.77, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 1688.77, + "globalroute__design__instance__count": 15942, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 50, + "globalroute__design__instance__count__stdcell": 15942, + "globalroute__design__instance__displacement__max": 0.756, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 31.32, + "globalroute__design__instance__utilization": 0.439443, + "globalroute__design__instance__utilization__stdcell": 0.439443, + "globalroute__design__io": 390, + "globalroute__design__nets": 15522, + "globalroute__design__rows": 343, + "globalroute__design__rows__asap7sc7p5t": 229, + "globalroute__design__rows__asap7sc7p5t_pg": 114, + "globalroute__design__sites": 394793, + "globalroute__design__sites__asap7sc7p5t": 263579, + "globalroute__design__sites__asap7sc7p5t_pg": 131214, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 15217, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 25.82, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 13, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000763435, + "globalroute__global_route__fastroute__finalization_s": 0.0485679, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000510966, + "globalroute__global_route__fastroute__monotonic_s": 0.00160502, + "globalroute__global_route__fastroute__new_route_l_s": 0.000142324, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.51e-07, + "globalroute__global_route__fastroute__route_l_s": 0.000220531, + "globalroute__global_route__fastroute__route_z_s": 7.14e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.000188864, + "globalroute__global_route__vias": 4996, + "globalroute__global_route__wirelength": 82394, + "globalroute__mem__peak": 608820.0, + "globalroute__power__internal__total": 0.0613162, + "globalroute__power__leakage__total": 1.07069e-06, + "globalroute__power__switching__total": 0.100303, + "globalroute__power__total": 0.16162, + "globalroute__route__net": 15469, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 51395.6, + "globalroute__runtime__total": "0:25.82", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.515174, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.509643, + "globalroute__timing__drv__setup_violation_count": 1, + "globalroute__timing__fmax": 2631380000.0, + "globalroute__timing__fmax__clock__clk": 2631380000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 43.3322, + "globalroute__timing__setup__tns": -0.0280054, + "globalroute__timing__setup__ws": -0.0280054, + "globalroute__utilizatin__before__dpl": 43.9443, + "placeopt__cpu__total": 5.25, + "placeopt__design__core__area": 3842.98, + "placeopt__design__die__area": 4386.41, + "placeopt__design__instance__area": 1649.61, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 1649.61, + "placeopt__design__instance__count": 15769, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 15769, + "placeopt__design__instance__utilization": 0.429253, + "placeopt__design__instance__utilization__stdcell": 0.429253, + "placeopt__design__io": 390, + "placeopt__design__nets": 15380, + "placeopt__design__rows": 343, + "placeopt__design__rows__asap7sc7p5t": 229, + "placeopt__design__rows__asap7sc7p5t_pg": 114, + "placeopt__design__sites": 394793, + "placeopt__design__sites__asap7sc7p5t": 263579, + "placeopt__design__sites__asap7sc7p5t_pg": 131214, + "placeopt__elapsed_seconds": 3.57, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 10, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 274940.0, + "placeopt__power__internal__total": 0.0586548, + "placeopt__power__leakage__total": 1.03341e-06, + "placeopt__power__switching__total": 0.0920583, + "placeopt__power__total": 0.150714, + "placeopt__runtime__total": "0:03.57", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.538787, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.57752, + "placeopt__timing__drv__setup_violation_count": 34, + "placeopt__timing__fmax": 2511590000.0, + "placeopt__timing__fmax__clock__clk": 2511590000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 43.075, + "placeopt__timing__setup__tns": -278.578, + "placeopt__timing__setup__ws": -18.1549, + "run__flow__design": "aes-mbff", + "run__flow__generate_date": "2026-06-17 07:49", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "89f92ca1-e5e4-4091-895a-a0692f5a1dbd", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "f657f68d8fc6a5a1050e3594864d42efefcbc3ad", + "synth__cpu__total": 13.73, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 1549.05, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1549.05, + "synth__design__instance__count": 14386, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 14386, + "synth__design__io": 388, + "synth__design__nets": 14647, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 13.81, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 10, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 486024.0, + "synth__netlist__hash": "a04d44da52dba7d4a701d80927ba32d1d89ef9a1", + "synth__runtime__total": "0:13.81", + "total_elapsed_seconds": 89.05, + "total_time": "0:01:29.050000" +} \ No newline at end of file diff --git a/flow/designs/asap7/aes/metadata-base-ok.json b/flow/designs/asap7/aes/metadata-base-ok.json new file mode 100644 index 0000000000..6b32c6a310 --- /dev/null +++ b/flow/designs/asap7/aes/metadata-base-ok.json @@ -0,0 +1,508 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 380.0000", + "vclk_clk: 380.0000" + ], + "cts__clock__skew__hold": 19.5992, + "cts__clock__skew__setup": 16.1229, + "cts__cpu__total": 32.66, + "cts__design__core__area": 1989.51, + "cts__design__die__area": 2376.37, + "cts__design__instance__area": 1433.04, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 1433.04, + "cts__design__instance__count": 12705, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 56, + "cts__design__instance__count__stdcell": 12705, + "cts__design__instance__displacement__max": 1.026, + "cts__design__instance__displacement__mean": 0.007, + "cts__design__instance__displacement__total": 92.129, + "cts__design__instance__utilization": 0.720296, + "cts__design__instance__utilization__stdcell": 0.720296, + "cts__design__io": 390, + "cts__design__nets": 12526, + "cts__design__rows": 165, + "cts__design__rows__asap7sc7p5t": 165, + "cts__design__sites": 136455, + "cts__design__sites__asap7sc7p5t": 136455, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 72988, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 22.76, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 302968.0, + "cts__power__internal__total": 0.032569, + "cts__power__leakage__total": 1.10857e-06, + "cts__power__switching__total": 0.0247926, + "cts__power__total": 0.0573627, + "cts__route__wirelength__estimated": 41175.6, + "cts__runtime__total": "0:22.76", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.819764, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.596641, + "cts__timing__drv__setup_violation_count": 9, + "cts__timing__fmax": 2565050000.0, + "cts__timing__fmax__clock__clk": 2565050000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 35.4901, + "cts__timing__setup__tns": -42.6939, + "cts__timing__setup__ws": -9.85587, + "cts__utilizatin__before__dpl": 72.0296, + "design__io__hpwl": 6840861, + "design__violations": 0, + "detailedplace__cpu__total": 10.29, + "detailedplace__design__core__area": 1989.51, + "detailedplace__design__die__area": 2376.37, + "detailedplace__design__instance__area": 1403.7, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 1403.7, + "detailedplace__design__instance__count": 12588, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 12588, + "detailedplace__design__instance__displacement__max": 1.283, + "detailedplace__design__instance__displacement__mean": 0.243, + "detailedplace__design__instance__displacement__total": 3070.77, + "detailedplace__design__instance__utilization": 0.705551, + "detailedplace__design__instance__utilization__stdcell": 0.705551, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 12437, + "detailedplace__design__rows": 165, + "detailedplace__design__rows__asap7sc7p5t": 165, + "detailedplace__design__sites": 136455, + "detailedplace__design__sites__asap7sc7p5t": 136455, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 2275900.0, + "detailedplace__dpl__hpwl__delta__percent": 6, + "detailedplace__elapsed_seconds": 7.93, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 280264.0, + "detailedplace__power__internal__total": 0.0310566, + "detailedplace__power__leakage__total": 1.07871e-06, + "detailedplace__power__switching__total": 0.0235402, + "detailedplace__power__total": 0.0545979, + "detailedplace__route__wirelength__estimated": 42068.3, + "detailedplace__runtime__total": "0:07.93", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.819764, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.597953, + "detailedplace__timing__drv__setup_violation_count": 61, + "detailedplace__timing__fmax": 2418040000.0, + "detailedplace__timing__fmax__clock__clk": 2418040000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 35.0182, + "detailedplace__timing__setup__tns": -522.983, + "detailedplace__timing__setup__ws": -33.5577, + "detailedplace__utilizatin__before__dpl": 70.5551, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 5043, + "detailedroute__route__drc_errors__iter__1": 821, + "detailedroute__route__drc_errors__iter__2": 713, + "detailedroute__route__drc_errors__iter__3": 23, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 12631, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 135983, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 135983, + "detailedroute__route__wirelength": 50401, + "detailedroute__route__wirelength__iter__0": 51039, + "detailedroute__route__wirelength__iter__1": 50480, + "detailedroute__route__wirelength__iter__2": 50366, + "detailedroute__route__wirelength__iter__3": 50400, + "detailedroute__route__wirelength__iter__4": 50401, + "finish__clock__skew__hold": 12.5115, + "finish__clock__skew__setup": 11.2429, + "finish__cpu__total": 17.68, + "finish__design__core__area": 1989.51, + "finish__design__die__area": 2376.37, + "finish__design__instance__area": 1446.83, + "finish__design__instance__area__class__clock_buffer": 15.9068, + "finish__design__instance__area__class__clock_inverter": 5.11758, + "finish__design__instance__area__class__fill_cell": 542.682, + "finish__design__instance__area__class__inverter": 10.2206, + "finish__design__instance__area__class__multi_input_combinational_cell": 1027.64, + "finish__design__instance__area__class__sequential_cell": 154.942, + "finish__design__instance__area__class__tap_cell": 12.0431, + "finish__design__instance__area__class__timing_repair_buffer": 220.96, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 1446.83, + "finish__design__instance__count": 23005, + "finish__design__instance__count__class__clock_buffer": 39, + "finish__design__instance__count__class__clock_inverter": 23, + "finish__design__instance__count__class__fill_cell": 10193, + "finish__design__instance__count__class__inverter": 170, + "finish__design__instance__count__class__multi_input_combinational_cell": 9314, + "finish__design__instance__count__class__sequential_cell": 530, + "finish__design__instance__count__class__tap_cell": 413, + "finish__design__instance__count__class__timing_repair_buffer": 2323, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 12812, + "finish__design__instance__utilization": 0.727229, + "finish__design__instance__utilization__stdcell": 0.727229, + "finish__design__io": 390, + "finish__design__nets": 12633, + "finish__design__rows": 165, + "finish__design__rows__asap7sc7p5t": 165, + "finish__design__sites": 136455, + "finish__design__sites__asap7sc7p5t": 136455, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.764811, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00518427, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.018634, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0178952, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.751366, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0178952, + "finish__elapsed_seconds": 13.19, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 14, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 540452.0, + "finish__power__internal__total": 0.0328959, + "finish__power__leakage__total": 1.1264e-06, + "finish__power__switching__total": 0.0249798, + "finish__power__total": 0.0578768, + "finish__runtime__total": "0:13.19", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.820154, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.463785, + "finish__timing__drv__setup_violation_count": 6, + "finish__timing__fmax": 2595790000.0, + "finish__timing__fmax__clock__clk": 2595790000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 35.5443, + "finish__timing__setup__tns": -11.6871, + "finish__timing__setup__ws": -5.23989, + "finish__timing__wns_percent_delay": -1.169862, + "finish_merge__cpu__total": 1.97, + "finish_merge__elapsed_seconds": 2.24, + "finish_merge__mem__peak": 497136.0, + "finish_merge__runtime__total": "0:02.24", + "floorplan__cpu__total": 18.84, + "floorplan__design__core__area": 1989.51, + "floorplan__design__die__area": 2376.37, + "floorplan__design__instance__area": 1410.73, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 1410.73, + "floorplan__design__instance__count": 11062, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 11062, + "floorplan__design__instance__utilization": 0.709084, + "floorplan__design__instance__utilization__stdcell": 0.709084, + "floorplan__design__io": 388, + "floorplan__design__nets": 11322, + "floorplan__design__rows": 165, + "floorplan__design__rows__asap7sc7p5t": 165, + "floorplan__design__sites": 136455, + "floorplan__design__sites__asap7sc7p5t": 136455, + "floorplan__elapsed_seconds": 12.29, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 13, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 261056.0, + "floorplan__power__internal__total": 0.0316465, + "floorplan__power__leakage__total": 1.15876e-06, + "floorplan__power__switching__total": 0.0171811, + "floorplan__power__total": 0.0488287, + "floorplan__runtime__total": "0:12.29", + "floorplan__timing__fmax": 2353480000.0, + "floorplan__timing__fmax__clock__clk": 2353480000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 33.5913, + "floorplan__timing__setup__tns": -1231.52, + "floorplan__timing__setup__ws": -44.9018, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 71.59, + "globalplace__design__core__area": 1989.51, + "globalplace__design__die__area": 2376.37, + "globalplace__design__instance__area": 1403.7, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 1403.7, + "globalplace__design__instance__count": 12588, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 12588, + "globalplace__design__instance__utilization": 0.705551, + "globalplace__design__instance__utilization__stdcell": 0.705551, + "globalplace__design__io": 390, + "globalplace__design__nets": 12437, + "globalplace__design__rows": 165, + "globalplace__design__rows__asap7sc7p5t": 165, + "globalplace__design__sites": 136455, + "globalplace__design__sites__asap7sc7p5t": 136455, + "globalplace__elapsed_seconds": 14.65, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 11, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 455220.0, + "globalplace__power__internal__total": 0.0310584, + "globalplace__power__leakage__total": 1.07871e-06, + "globalplace__power__switching__total": 0.0235451, + "globalplace__power__total": 0.0546045, + "globalplace__runtime__total": "0:14.65", + "globalplace__timing__fmax": 2412010000.0, + "globalplace__timing__fmax__clock__clk": 2412010000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 34.7335, + "globalplace__timing__setup__tns": -578.309, + "globalplace__timing__setup__ws": -34.5918, + "globalplace_io__cpu__total": 1.36, + "globalplace_io__elapsed_seconds": 1.45, + "globalplace_io__mem__peak": 218884.0, + "globalplace_io__runtime__total": "0:01.45", + "globalplace_skip_io__cpu__total": 41.41, + "globalplace_skip_io__elapsed_seconds": 2.8, + "globalplace_skip_io__mem__peak": 229108.0, + "globalplace_skip_io__runtime__total": "0:02.80", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 11.9237, + "globalroute__clock__skew__setup": 8.8099, + "globalroute__cpu__total": 407.48, + "globalroute__design__core__area": 1989.51, + "globalroute__design__die__area": 2376.37, + "globalroute__design__instance__area": 1446.83, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 1446.83, + "globalroute__design__instance__count": 12812, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 103, + "globalroute__design__instance__count__stdcell": 12812, + "globalroute__design__instance__displacement__max": 1.62, + "globalroute__design__instance__displacement__mean": 0.015, + "globalroute__design__instance__displacement__total": 192.51, + "globalroute__design__instance__utilization": 0.727229, + "globalroute__design__instance__utilization__stdcell": 0.727229, + "globalroute__design__io": 390, + "globalroute__design__nets": 12633, + "globalroute__design__rows": 165, + "globalroute__design__rows__asap7sc7p5t": 165, + "globalroute__design__sites": 136455, + "globalroute__design__sites__asap7sc7p5t": 136455, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 156938, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 40.53, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 14, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00600689, + "globalroute__global_route__fastroute__finalization_s": 0.368535, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00368249, + "globalroute__global_route__fastroute__monotonic_s": 0.00372081, + "globalroute__global_route__fastroute__new_route_l_s": 0.00106127, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.7e-07, + "globalroute__global_route__fastroute__route_l_s": 0.00144825, + "globalroute__global_route__fastroute__route_z_s": 8.0487e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00142004, + "globalroute__global_route__vias": 29427, + "globalroute__global_route__wirelength": 697623, + "globalroute__mem__peak": 559896.0, + "globalroute__power__internal__total": 0.0329145, + "globalroute__power__leakage__total": 1.1264e-06, + "globalroute__power__switching__total": 0.0266872, + "globalroute__power__total": 0.0596028, + "globalroute__route__net": 12524, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 41518.2, + "globalroute__runtime__total": "0:40.53", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.817609, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.563483, + "globalroute__timing__drv__setup_violation_count": 34, + "globalroute__timing__fmax": 2570520000.0, + "globalroute__timing__fmax__clock__clk": 2570520000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 36.8753, + "globalroute__timing__setup__tns": -88.2442, + "globalroute__timing__setup__ws": -9.02634, + "globalroute__utilizatin__before__dpl": 72.7229, + "placeopt__cpu__total": 8.5, + "placeopt__design__core__area": 1989.51, + "placeopt__design__die__area": 2376.37, + "placeopt__design__instance__area": 1403.7, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 1403.7, + "placeopt__design__instance__count": 12588, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 12588, + "placeopt__design__instance__utilization": 0.705551, + "placeopt__design__instance__utilization__stdcell": 0.705551, + "placeopt__design__io": 390, + "placeopt__design__nets": 12437, + "placeopt__design__rows": 165, + "placeopt__design__rows__asap7sc7p5t": 165, + "placeopt__design__sites": 136455, + "placeopt__design__sites__asap7sc7p5t": 136455, + "placeopt__elapsed_seconds": 5.62, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 11, + "placeopt__flow__warnings__count__RSZ-0020": 1, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 264020.0, + "placeopt__power__internal__total": 0.0310584, + "placeopt__power__leakage__total": 1.07871e-06, + "placeopt__power__switching__total": 0.0235451, + "placeopt__power__total": 0.0546045, + "placeopt__runtime__total": "0:05.62", + "placeopt__timing__drv__floating__nets": 1, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.818132, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.596051, + "placeopt__timing__drv__setup_violation_count": 59, + "placeopt__timing__fmax": 2412010000.0, + "placeopt__timing__fmax__clock__clk": 2412010000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 34.7335, + "placeopt__timing__setup__tns": -578.309, + "placeopt__timing__setup__ws": -34.5918, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 07:50", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "039c7c97-d52a-4e1c-b739-12e87058c34c", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "N/A", + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 1401.71, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1401.71, + "synth__design__instance__count": 11062, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 11062, + "synth__design__io": 388, + "synth__design__nets": 11322, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 11, + "synth__flow__warnings__count__EST-0027": 1, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 2, + "synth__netlist__hash": "N/A", + "synth__power__internal__total": 0.0314137, + "synth__power__leakage__total": 1.14684e-06, + "synth__power__switching__total": 0.0170403, + "synth__power__total": 0.0484551, + "synth__timing__fmax": 2264720000.0, + "synth__timing__fmax__clock__clk": 2264720000.0, + "synth__timing__hold__tns": 0, + "synth__timing__hold__ws": 33.5913, + "synth__timing__setup__tns": -3367.73, + "synth__timing__setup__ws": -61.5558, + "total_elapsed_seconds": 123.46, + "total_time": "0:02:03.460000" +} \ No newline at end of file diff --git a/flow/designs/asap7/ethmac/metadata-base-ok.json b/flow/designs/asap7/ethmac/metadata-base-ok.json new file mode 100644 index 0000000000..a8c4aacd27 --- /dev/null +++ b/flow/designs/asap7/ethmac/metadata-base-ok.json @@ -0,0 +1,526 @@ +{ + "constraints__clocks__count": 6, + "constraints__clocks__details": [ + "mrx_clk_pad_i: 300.0000", + "mtx_clk_pad_i: 300.0000", + "vclk_mrx_clk_pad_i: 300.0000", + "vclk_mtx_clk_pad_i: 300.0000", + "vclk_wb_clk_i: 1000.0000", + "wb_clk_i: 1000.0000" + ], + "cts__clock__skew__hold": 40.4277, + "cts__clock__skew__setup": 26.066, + "cts__cpu__total": 68.74, + "cts__design__core__area": 10543.4, + "cts__design__die__area": 11409.4, + "cts__design__instance__area": 8206.35, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 8206.35, + "cts__design__instance__count": 61062, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 15, + "cts__design__instance__count__stdcell": 61062, + "cts__design__instance__displacement__max": 1.134, + "cts__design__instance__displacement__mean": 0.001, + "cts__design__instance__displacement__total": 63.378, + "cts__design__instance__utilization": 0.778342, + "cts__design__instance__utilization__stdcell": 0.778342, + "cts__design__io": 218, + "cts__design__nets": 59791, + "cts__design__rows": 380, + "cts__design__rows__asap7sc7p5t": 380, + "cts__design__sites": 723140, + "cts__design__sites__asap7sc7p5t": 723140, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 60805, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 41.55, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 765340.0, + "cts__power__internal__total": 0.114264, + "cts__power__leakage__total": 5.69985e-06, + "cts__power__switching__total": 0.0298291, + "cts__power__total": 0.144098, + "cts__route__wirelength__estimated": 177660, + "cts__runtime__total": "0:41.55", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.377412, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 10, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.389084, + "cts__timing__drv__setup_violation_count": 34, + "cts__timing__fmax": 3276500000.0, + "cts__timing__fmax__clock__mrx_clk_pad_i": 2676950000.0, + "cts__timing__fmax__clock__mtx_clk_pad_i": 3276500000.0, + "cts__timing__fmax__clock__wb_clk_i": 1552760000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 15.2903, + "cts__timing__setup__tns": -1213.04, + "cts__timing__setup__ws": -73.5597, + "cts__utilizatin__before__dpl": 77.8342, + "design__io__hpwl": 4246256, + "design__violations": 0, + "detailedplace__cpu__total": 45.31, + "detailedplace__design__core__area": 10543.4, + "detailedplace__design__die__area": 11409.4, + "detailedplace__design__instance__area": 7637.49, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 7637.49, + "detailedplace__design__instance__count": 59750, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 59750, + "detailedplace__design__instance__displacement__max": 1.851, + "detailedplace__design__instance__displacement__mean": 0.303, + "detailedplace__design__instance__displacement__total": 18153.9, + "detailedplace__design__instance__utilization": 0.724387, + "detailedplace__design__instance__utilization__stdcell": 0.724387, + "detailedplace__design__io": 218, + "detailedplace__design__nets": 58507, + "detailedplace__design__rows": 380, + "detailedplace__design__rows__asap7sc7p5t": 380, + "detailedplace__design__sites": 723140, + "detailedplace__design__sites__asap7sc7p5t": 723140, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 16678400.0, + "detailedplace__dpl__hpwl__delta__percent": 11, + "detailedplace__elapsed_seconds": 33.34, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 568964.0, + "detailedplace__power__internal__total": 0.0582519, + "detailedplace__power__leakage__total": 5.1056e-06, + "detailedplace__power__switching__total": 0.00748028, + "detailedplace__power__total": 0.0657373, + "detailedplace__route__wirelength__estimated": 168089, + "detailedplace__runtime__total": "0:33.34", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.373756, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 10, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.390399, + "detailedplace__timing__drv__setup_violation_count": 36, + "detailedplace__timing__fmax": 3299110000.0, + "detailedplace__timing__fmax__clock__mrx_clk_pad_i": 2613650000.0, + "detailedplace__timing__fmax__clock__mtx_clk_pad_i": 3299110000.0, + "detailedplace__timing__fmax__clock__wb_clk_i": 1598510000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 28.4409, + "detailedplace__timing__setup__tns": -1277.25, + "detailedplace__timing__setup__ws": -82.6071, + "detailedplace__utilizatin__before__dpl": 72.4387, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 14, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 3, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 12026, + "detailedroute__route__drc_errors__iter__1": 932, + "detailedroute__route__drc_errors__iter__2": 472, + "detailedroute__route__drc_errors__iter__3": 18, + "detailedroute__route__drc_errors__iter__4": 3, + "detailedroute__route__drc_errors__iter__5": 3, + "detailedroute__route__drc_errors__iter__6": 0, + "detailedroute__route__net": 59801, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 558272, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 558272, + "detailedroute__route__wirelength": 212699, + "detailedroute__route__wirelength__iter__0": 215333, + "detailedroute__route__wirelength__iter__1": 213062, + "detailedroute__route__wirelength__iter__2": 212684, + "detailedroute__route__wirelength__iter__3": 212699, + "detailedroute__route__wirelength__iter__4": 212699, + "detailedroute__route__wirelength__iter__5": 212699, + "detailedroute__route__wirelength__iter__6": 212699, + "finish__clock__skew__hold": 21.8541, + "finish__clock__skew__setup": 14.9527, + "finish__cpu__total": 82.46, + "finish__design__core__area": 10543.4, + "finish__design__die__area": 11409.4, + "finish__design__instance__area": 8208.5, + "finish__design__instance__area__class__clock_buffer": 566.856, + "finish__design__instance__area__class__clock_inverter": 0.32076, + "finish__design__instance__area__class__fill_cell": 2334.88, + "finish__design__instance__area__class__inverter": 78.4112, + "finish__design__instance__area__class__multi_input_combinational_cell": 3778.14, + "finish__design__instance__area__class__sequential_cell": 3183.78, + "finish__design__instance__area__class__tap_cell": 44.4398, + "finish__design__instance__area__class__tie_cell": 54.4563, + "finish__design__instance__area__class__timing_repair_buffer": 502.091, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 8208.5, + "finish__design__instance__count": 108537, + "finish__design__instance__count__class__clock_buffer": 1298, + "finish__design__instance__count__class__clock_inverter": 1, + "finish__design__instance__count__class__fill_cell": 47463, + "finish__design__instance__count__class__inverter": 1768, + "finish__design__instance__count__class__multi_input_combinational_cell": 38938, + "finish__design__instance__count__class__sequential_cell": 10546, + "finish__design__instance__count__class__tap_cell": 1524, + "finish__design__instance__count__class__tie_cell": 1245, + "finish__design__instance__count__class__timing_repair_buffer": 5754, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 61074, + "finish__design__instance__utilization": 0.778545, + "finish__design__instance__utilization__stdcell": 0.778545, + "finish__design__io": 218, + "finish__design__nets": 59803, + "finish__design__rows": 380, + "finish__design__rows__asap7sc7p5t": 380, + "finish__design__sites": 723140, + "finish__design__sites__asap7sc7p5t": 723140, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.767281, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00275195, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0146979, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0159986, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.755302, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0159986, + "finish__elapsed_seconds": 61.99, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 16, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 3, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 1555488.0, + "finish__power__internal__total": 0.114179, + "finish__power__leakage__total": 5.70287e-06, + "finish__power__switching__total": 0.0291166, + "finish__power__total": 0.143302, + "finish__runtime__total": "1:01.99", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.40357, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 10, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.37639, + "finish__timing__drv__setup_violation_count": 31, + "finish__timing__fmax": 3250730000.0, + "finish__timing__fmax__clock__mrx_clk_pad_i": 2643740000.0, + "finish__timing__fmax__clock__mtx_clk_pad_i": 3250730000.0, + "finish__timing__fmax__clock__wb_clk_i": 1566400000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 27.4093, + "finish__timing__setup__tns": -1342.68, + "finish__timing__setup__ws": -78.2517, + "finish__timing__wns_percent_delay": -18.189292, + "finish_merge__cpu__total": 4.44, + "finish_merge__elapsed_seconds": 4.81, + "finish_merge__mem__peak": 693464.0, + "finish_merge__runtime__total": "0:04.81", + "floorplan__cpu__total": 47.97, + "floorplan__design__core__area": 10543.4, + "floorplan__design__die__area": 11409.4, + "floorplan__design__instance__area": 7455.67, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 7455.67, + "floorplan__design__instance__count": 57188, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 57188, + "floorplan__design__instance__utilization": 0.707142, + "floorplan__design__instance__utilization__stdcell": 0.707142, + "floorplan__design__io": 216, + "floorplan__design__nets": 57467, + "floorplan__design__rows": 380, + "floorplan__design__rows__asap7sc7p5t": 380, + "floorplan__design__sites": 723140, + "floorplan__design__sites__asap7sc7p5t": 723140, + "floorplan__elapsed_seconds": 35.71, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 13, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 437028.0, + "floorplan__power__internal__total": 0.0576126, + "floorplan__power__leakage__total": 4.91108e-06, + "floorplan__power__switching__total": 0.00506039, + "floorplan__power__total": 0.0626779, + "floorplan__runtime__total": "0:35.71", + "floorplan__timing__fmax": 3328490000.0, + "floorplan__timing__fmax__clock__mrx_clk_pad_i": 2664560000.0, + "floorplan__timing__fmax__clock__mtx_clk_pad_i": 3328490000.0, + "floorplan__timing__fmax__clock__wb_clk_i": 3159360000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 28.164, + "floorplan__timing__setup__tns": -1605.63, + "floorplan__timing__setup__ws": -75.2958, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__STA-0450": 3, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 317.43, + "globalplace__design__core__area": 10543.4, + "globalplace__design__die__area": 11409.4, + "globalplace__design__instance__area": 7637.11, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 7637.11, + "globalplace__design__instance__count": 59748, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 59748, + "globalplace__design__instance__utilization": 0.724351, + "globalplace__design__instance__utilization__stdcell": 0.724351, + "globalplace__design__io": 218, + "globalplace__design__nets": 58505, + "globalplace__design__rows": 380, + "globalplace__design__rows__asap7sc7p5t": 380, + "globalplace__design__sites": 723140, + "globalplace__design__sites__asap7sc7p5t": 723140, + "globalplace__elapsed_seconds": 66.12, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 12, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 3, + "globalplace__mem__peak": 876968.0, + "globalplace__power__internal__total": 0.0582518, + "globalplace__power__leakage__total": 5.10506e-06, + "globalplace__power__switching__total": 0.00744466, + "globalplace__power__total": 0.0657016, + "globalplace__runtime__total": "1:06.12", + "globalplace__timing__fmax": 3294200000.0, + "globalplace__timing__fmax__clock__mrx_clk_pad_i": 2593780000.0, + "globalplace__timing__fmax__clock__mtx_clk_pad_i": 3294200000.0, + "globalplace__timing__fmax__clock__wb_clk_i": 1589310000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 28.9827, + "globalplace__timing__setup__tns": -1333.65, + "globalplace__timing__setup__ws": -85.5384, + "globalplace_io__cpu__total": 1.57, + "globalplace_io__elapsed_seconds": 1.71, + "globalplace_io__mem__peak": 293732.0, + "globalplace_io__runtime__total": "0:01.71", + "globalplace_skip_io__cpu__total": 133.39, + "globalplace_skip_io__elapsed_seconds": 8.05, + "globalplace_skip_io__mem__peak": 355592.0, + "globalplace_skip_io__runtime__total": "0:08.05", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 18.5236, + "globalroute__clock__skew__setup": 14.9573, + "globalroute__cpu__total": 1747.91, + "globalroute__design__core__area": 10543.4, + "globalroute__design__die__area": 11409.4, + "globalroute__design__instance__area": 8208.5, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 8208.5, + "globalroute__design__instance__count": 61074, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 11, + "globalroute__design__instance__count__stdcell": 61074, + "globalroute__design__instance__displacement__max": 1.404, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 60.534, + "globalroute__design__instance__utilization": 0.778545, + "globalroute__design__instance__utilization__stdcell": 0.778545, + "globalroute__design__io": 218, + "globalroute__design__nets": 59803, + "globalroute__design__rows": 380, + "globalroute__design__rows__asap7sc7p5t": 380, + "globalroute__design__sites": 723140, + "globalroute__design__sites__asap7sc7p5t": 723140, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 57646, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 137.25, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 89, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 73, + "globalroute__flow__warnings__count__STA-0450": 3, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000565181, + "globalroute__global_route__fastroute__finalization_s": 0.0515748, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000384071, + "globalroute__global_route__fastroute__monotonic_s": 0.00619837, + "globalroute__global_route__fastroute__new_route_l_s": 0.00011447, + "globalroute__global_route__fastroute__overflow_iterations_s": 2.6e-07, + "globalroute__global_route__fastroute__route_l_s": 0.000196761, + "globalroute__global_route__fastroute__route_z_s": 1.723e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00015863, + "globalroute__global_route__vias": 3135, + "globalroute__global_route__wirelength": 302984, + "globalroute__mem__peak": 1334228.0, + "globalroute__power__internal__total": 0.114106, + "globalroute__power__leakage__total": 5.70287e-06, + "globalroute__power__switching__total": 0.03198, + "globalroute__power__total": 0.146091, + "globalroute__route__net": 59789, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 177730, + "globalroute__runtime__total": "2:17.25", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.418503, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 10, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.396629, + "globalroute__timing__drv__setup_violation_count": 53, + "globalroute__timing__fmax": 3169470000.0, + "globalroute__timing__fmax__clock__mrx_clk_pad_i": 2576550000.0, + "globalroute__timing__fmax__clock__mtx_clk_pad_i": 3169470000.0, + "globalroute__timing__fmax__clock__wb_clk_i": 1541440000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 27.8157, + "globalroute__timing__setup__tns": -1726, + "globalroute__timing__setup__ws": -88.1162, + "globalroute__utilizatin__before__dpl": 77.8545, + "placeopt__cpu__total": 43.5, + "placeopt__design__core__area": 10543.4, + "placeopt__design__die__area": 11409.4, + "placeopt__design__instance__area": 7637.49, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 7637.49, + "placeopt__design__instance__count": 59750, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 59750, + "placeopt__design__instance__utilization": 0.724387, + "placeopt__design__instance__utilization__stdcell": 0.724387, + "placeopt__design__io": 218, + "placeopt__design__nets": 58507, + "placeopt__design__rows": 380, + "placeopt__design__rows__asap7sc7p5t": 380, + "placeopt__design__sites": 723140, + "placeopt__design__sites__asap7sc7p5t": 723140, + "placeopt__elapsed_seconds": 27.08, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 10, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 484196.0, + "placeopt__power__internal__total": 0.0582518, + "placeopt__power__leakage__total": 5.1056e-06, + "placeopt__power__switching__total": 0.00744466, + "placeopt__power__total": 0.0657016, + "placeopt__runtime__total": "0:27.08", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.379436, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 10, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.373859, + "placeopt__timing__drv__setup_violation_count": 36, + "placeopt__timing__fmax": 3294200000.0, + "placeopt__timing__fmax__clock__mrx_clk_pad_i": 2593780000.0, + "placeopt__timing__fmax__clock__mtx_clk_pad_i": 3294200000.0, + "placeopt__timing__fmax__clock__wb_clk_i": 1589310000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 28.9827, + "placeopt__timing__setup__tns": -1333.65, + "placeopt__timing__setup__ws": -85.5384, + "run__flow__design": "ethmac", + "run__flow__generate_date": "2026-06-17 07:59", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "d9fc83be-a436-43f1-a076-ae177ad9d49a", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "80bd19c2d0b116a1d88f0f84cbfe00da3a31d68c", + "synth__cpu__total": 24.59, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 7399.69, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 7399.69, + "synth__design__instance__count": 55945, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 55945, + "synth__design__io": 216, + "synth__design__nets": 56224, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 23.92, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 10, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 379696.0, + "synth__netlist__hash": "ef3244761c23b0d7c0d2ee7eaf97545ad0b74921", + "synth__runtime__total": "0:23.92", + "total_elapsed_seconds": 441.53, + "total_time": "0:07:21.530000" +} \ No newline at end of file diff --git a/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json b/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json new file mode 100644 index 0000000000..597d547a3b --- /dev/null +++ b/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json @@ -0,0 +1,524 @@ +{ + "constraints__clocks__count": 6, + "constraints__clocks__details": [ + "mrx_clk_pad_i: 300.0000", + "mtx_clk_pad_i: 300.0000", + "vclk_mrx_clk_pad_i: 300.0000", + "vclk_mtx_clk_pad_i: 300.0000", + "vclk_wb_clk_i: 1000.0000", + "wb_clk_i: 1000.0000" + ], + "cts__clock__skew__hold": 40.6915, + "cts__clock__skew__setup": 32.8274, + "cts__cpu__total": 66.35, + "cts__design__core__area": 18327.2, + "cts__design__die__area": 19485.1, + "cts__design__instance__area": 7563.17, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 7563.17, + "cts__design__instance__count": 57731, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 8, + "cts__design__instance__count__stdcell": 57731, + "cts__design__instance__displacement__max": 0.486, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 4.305, + "cts__design__instance__utilization": 0.412675, + "cts__design__instance__utilization__stdcell": 0.412675, + "cts__design__io": 218, + "cts__design__nets": 55302, + "cts__design__rows": 501, + "cts__design__rows__asap7sc7p5t": 501, + "cts__design__sites": 1257009, + "cts__design__sites__asap7sc7p5t": 1257009, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 2661, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 38.83, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 786084.0, + "cts__power__internal__total": 0.103702, + "cts__power__leakage__total": 3.77684e-05, + "cts__power__switching__total": 0.037661, + "cts__power__total": 0.141401, + "cts__route__wirelength__estimated": 167919, + "cts__runtime__total": "0:38.83", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.000180436, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.298032, + "cts__timing__drv__setup_violation_count": 10, + "cts__timing__fmax": 3514270000.0, + "cts__timing__fmax__clock__mrx_clk_pad_i": 3289860000.0, + "cts__timing__fmax__clock__mtx_clk_pad_i": 3514270000.0, + "cts__timing__fmax__clock__wb_clk_i": 1625210000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 18.2146, + "cts__timing__setup__tns": -26.2846, + "cts__timing__setup__ws": -3.96444, + "cts__utilizatin__before__dpl": 41.2675, + "design__io__hpwl": 5448923, + "design__violations": 0, + "detailedplace__cpu__total": 46.08, + "detailedplace__design__core__area": 18327.2, + "detailedplace__design__die__area": 19485.1, + "detailedplace__design__instance__area": 7241.11, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 7241.11, + "detailedplace__design__instance__count": 56690, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 56690, + "detailedplace__design__instance__displacement__max": 0.69, + "detailedplace__design__instance__displacement__mean": 0.183, + "detailedplace__design__instance__displacement__total": 10396.2, + "detailedplace__design__instance__utilization": 0.395102, + "detailedplace__design__instance__utilization__stdcell": 0.395102, + "detailedplace__design__io": 218, + "detailedplace__design__nets": 54712, + "detailedplace__design__rows": 501, + "detailedplace__design__rows__asap7sc7p5t": 501, + "detailedplace__design__sites": 1257009, + "detailedplace__design__sites__asap7sc7p5t": 1257009, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 10132400.0, + "detailedplace__dpl__hpwl__delta__percent": 7, + "detailedplace__elapsed_seconds": 34.62, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 672000.0, + "detailedplace__power__internal__total": 0.0667553, + "detailedplace__power__leakage__total": 3.50737e-05, + "detailedplace__power__switching__total": 0.0164316, + "detailedplace__power__total": 0.083222, + "detailedplace__route__wirelength__estimated": 162482, + "detailedplace__runtime__total": "0:34.62", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": -0.000233302, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.281976, + "detailedplace__timing__drv__setup_violation_count": 12, + "detailedplace__timing__fmax": 3560140000.0, + "detailedplace__timing__fmax__clock__mrx_clk_pad_i": 3251470000.0, + "detailedplace__timing__fmax__clock__mtx_clk_pad_i": 3560140000.0, + "detailedplace__timing__fmax__clock__wb_clk_i": 1652380000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 22.8155, + "detailedplace__timing__setup__tns": -58.5028, + "detailedplace__timing__setup__ws": -7.55357, + "detailedplace__utilizatin__before__dpl": 39.5102, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 14, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 3, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 10546, + "detailedroute__route__drc_errors__iter__1": 694, + "detailedroute__route__drc_errors__iter__2": 377, + "detailedroute__route__drc_errors__iter__3": 3, + "detailedroute__route__drc_errors__iter__4": 1, + "detailedroute__route__drc_errors__iter__5": 1, + "detailedroute__route__drc_errors__iter__6": 0, + "detailedroute__route__net": 55303, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 536568, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 536568, + "detailedroute__route__wirelength": 229912, + "detailedroute__route__wirelength__iter__0": 231869, + "detailedroute__route__wirelength__iter__1": 230118, + "detailedroute__route__wirelength__iter__2": 229914, + "detailedroute__route__wirelength__iter__3": 229913, + "detailedroute__route__wirelength__iter__4": 229913, + "detailedroute__route__wirelength__iter__5": 229913, + "detailedroute__route__wirelength__iter__6": 229912, + "finish__clock__skew__hold": 19.6264, + "finish__clock__skew__setup": 18.1552, + "finish__cpu__total": 99.52, + "finish__design__core__area": 18327.2, + "finish__design__die__area": 19485.1, + "finish__design__instance__area": 7563.46, + "finish__design__instance__area__class__clock_buffer": 299.298, + "finish__design__instance__area__class__clock_inverter": 21.7534, + "finish__design__instance__area__class__fill_cell": 10763.7, + "finish__design__instance__area__class__inverter": 96.9424, + "finish__design__instance__area__class__multi_input_combinational_cell": 3720.39, + "finish__design__instance__area__class__sequential_cell": 3183.99, + "finish__design__instance__area__class__tap_cell": 65.8724, + "finish__design__instance__area__class__tie_cell": 54.4563, + "finish__design__instance__area__class__timing_repair_buffer": 120.752, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 7563.46, + "finish__design__instance__count": 145004, + "finish__design__instance__count__class__clock_buffer": 873, + "finish__design__instance__count__class__clock_inverter": 158, + "finish__design__instance__count__class__fill_cell": 87270, + "finish__design__instance__count__class__inverter": 2160, + "finish__design__instance__count__class__multi_input_combinational_cell": 39173, + "finish__design__instance__count__class__sequential_cell": 10546, + "finish__design__instance__count__class__tap_cell": 2259, + "finish__design__instance__count__class__tie_cell": 1245, + "finish__design__instance__count__class__timing_repair_buffer": 1320, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 57734, + "finish__design__instance__utilization": 0.412691, + "finish__design__instance__utilization__stdcell": 0.412691, + "finish__design__io": 218, + "finish__design__nets": 55305, + "finish__design__rows": 501, + "finish__design__rows__asap7sc7p5t": 501, + "finish__design__sites": 1257009, + "finish__design__sites__asap7sc7p5t": 1257009, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.768468, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0015178, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0108468, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0107667, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.759153, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0107667, + "finish__elapsed_seconds": 79.51, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 16, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 3, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 1821472.0, + "finish__power__internal__total": 0.104252, + "finish__power__leakage__total": 3.77722e-05, + "finish__power__switching__total": 0.0363119, + "finish__power__total": 0.140602, + "finish__runtime__total": "1:19.51", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": -0.00958052, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.0325121, + "finish__timing__drv__setup_violation_count": 1, + "finish__timing__fmax": 3494790000.0, + "finish__timing__fmax__clock__mrx_clk_pad_i": 3331370000.0, + "finish__timing__fmax__clock__mtx_clk_pad_i": 3494790000.0, + "finish__timing__fmax__clock__wb_clk_i": 1498690000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 18.9306, + "finish__timing__setup__tns": -0.176831, + "finish__timing__setup__ws": -0.176831, + "finish__timing__wns_percent_delay": -0.050141, + "finish_merge__cpu__total": 4.52, + "finish_merge__elapsed_seconds": 4.93, + "finish_merge__mem__peak": 712928.0, + "finish_merge__runtime__total": "0:04.93", + "floorplan__cpu__total": 41.61, + "floorplan__design__core__area": 18327.2, + "floorplan__design__die__area": 19485.1, + "floorplan__design__instance__area": 7409.1, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 7409.1, + "floorplan__design__instance__count": 57828, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 57828, + "floorplan__design__instance__utilization": 0.404268, + "floorplan__design__instance__utilization__stdcell": 0.404268, + "floorplan__design__io": 216, + "floorplan__design__nets": 58107, + "floorplan__design__rows": 501, + "floorplan__design__rows__asap7sc7p5t": 501, + "floorplan__design__sites": 1257009, + "floorplan__design__sites__asap7sc7p5t": 1257009, + "floorplan__elapsed_seconds": 33.5, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 13, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 437372.0, + "floorplan__power__internal__total": 0.0646371, + "floorplan__power__leakage__total": 3.67102e-05, + "floorplan__power__switching__total": 0.0114646, + "floorplan__power__total": 0.0761384, + "floorplan__runtime__total": "0:33.50", + "floorplan__timing__fmax": 3939630000.0, + "floorplan__timing__fmax__clock__mrx_clk_pad_i": 3200250000.0, + "floorplan__timing__fmax__clock__mtx_clk_pad_i": 3817790000.0, + "floorplan__timing__fmax__clock__wb_clk_i": 3939630000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 22.5237, + "floorplan__timing__setup__tns": -171.739, + "floorplan__timing__setup__ws": -12.476, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__STA-0450": 3, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 369.41, + "globalplace__design__core__area": 18327.2, + "globalplace__design__die__area": 19485.1, + "globalplace__design__instance__area": 7241.11, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 7241.11, + "globalplace__design__instance__count": 56690, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 56690, + "globalplace__design__instance__utilization": 0.395102, + "globalplace__design__instance__utilization__stdcell": 0.395102, + "globalplace__design__io": 218, + "globalplace__design__nets": 54712, + "globalplace__design__rows": 501, + "globalplace__design__rows__asap7sc7p5t": 501, + "globalplace__design__sites": 1257009, + "globalplace__design__sites__asap7sc7p5t": 1257009, + "globalplace__elapsed_seconds": 73.72, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 11, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 991572.0, + "globalplace__power__internal__total": 0.0667654, + "globalplace__power__leakage__total": 3.50737e-05, + "globalplace__power__switching__total": 0.0164465, + "globalplace__power__total": 0.083247, + "globalplace__runtime__total": "1:13.72", + "globalplace__timing__fmax": 3554110000.0, + "globalplace__timing__fmax__clock__mrx_clk_pad_i": 3235040000.0, + "globalplace__timing__fmax__clock__mtx_clk_pad_i": 3554110000.0, + "globalplace__timing__fmax__clock__wb_clk_i": 1656800000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 22.9809, + "globalplace__timing__setup__tns": -90.0501, + "globalplace__timing__setup__ws": -9.11532, + "globalplace_io__cpu__total": 1.58, + "globalplace_io__elapsed_seconds": 1.73, + "globalplace_io__mem__peak": 296704.0, + "globalplace_io__runtime__total": "0:01.73", + "globalplace_skip_io__cpu__total": 188.39, + "globalplace_skip_io__elapsed_seconds": 12.17, + "globalplace_skip_io__mem__peak": 371536.0, + "globalplace_skip_io__runtime__total": "0:12.17", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 18.3772, + "globalroute__clock__skew__setup": 16.9899, + "globalroute__cpu__total": 1237.66, + "globalroute__design__core__area": 18327.2, + "globalroute__design__die__area": 19485.1, + "globalroute__design__instance__area": 7563.46, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 7563.46, + "globalroute__design__instance__count": 57734, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 2, + "globalroute__design__instance__count__stdcell": 57734, + "globalroute__design__instance__displacement__max": 0.27, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0.81, + "globalroute__design__instance__utilization": 0.412691, + "globalroute__design__instance__utilization__stdcell": 0.412691, + "globalroute__design__io": 218, + "globalroute__design__nets": 55305, + "globalroute__design__rows": 501, + "globalroute__design__rows__asap7sc7p5t": 501, + "globalroute__design__sites": 1257009, + "globalroute__design__sites__asap7sc7p5t": 1257009, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 154, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 113.51, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 89, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 73, + "globalroute__flow__warnings__count__STA-0450": 3, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 2.316e-05, + "globalroute__global_route__fastroute__finalization_s": 0.0179434, + "globalroute__global_route__fastroute__initial_rsmt_s": 3.19e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00733742, + "globalroute__global_route__fastroute__new_route_l_s": 5.15e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.6e-07, + "globalroute__global_route__fastroute__route_l_s": 1.133e-05, + "globalroute__global_route__fastroute__route_z_s": 4.1e-07, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 7.87e-06, + "globalroute__global_route__vias": 121, + "globalroute__global_route__wirelength": 312927, + "globalroute__mem__peak": 1496616.0, + "globalroute__power__internal__total": 0.104114, + "globalroute__power__leakage__total": 3.77722e-05, + "globalroute__power__switching__total": 0.0398672, + "globalroute__power__total": 0.144019, + "globalroute__route__net": 55300, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 167929, + "globalroute__runtime__total": "1:53.51", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 1, + "globalroute__timing__drv__max_cap_limit": -0.0501835, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.252052, + "globalroute__timing__drv__setup_violation_count": 18, + "globalroute__timing__fmax": 3369690000.0, + "globalroute__timing__fmax__clock__mrx_clk_pad_i": 3179380000.0, + "globalroute__timing__fmax__clock__mtx_clk_pad_i": 3369690000.0, + "globalroute__timing__fmax__clock__wb_clk_i": 1594540000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 21.4314, + "globalroute__timing__setup__tns": -171.136, + "globalroute__timing__setup__ws": -14.5264, + "globalroute__utilizatin__before__dpl": 41.2691, + "placeopt__cpu__total": 39.26, + "placeopt__design__core__area": 18327.2, + "placeopt__design__die__area": 19485.1, + "placeopt__design__instance__area": 7241.11, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 7241.11, + "placeopt__design__instance__count": 56690, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 56690, + "placeopt__design__instance__utilization": 0.395102, + "placeopt__design__instance__utilization__stdcell": 0.395102, + "placeopt__design__io": 218, + "placeopt__design__nets": 54712, + "placeopt__design__rows": 501, + "placeopt__design__rows__asap7sc7p5t": 501, + "placeopt__design__sites": 1257009, + "placeopt__design__sites__asap7sc7p5t": 1257009, + "placeopt__elapsed_seconds": 26.96, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 10, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 479344.0, + "placeopt__power__internal__total": 0.0667654, + "placeopt__power__leakage__total": 3.50737e-05, + "placeopt__power__switching__total": 0.0164465, + "placeopt__power__total": 0.083247, + "placeopt__runtime__total": "0:26.96", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.00627385, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.294354, + "placeopt__timing__drv__setup_violation_count": 17, + "placeopt__timing__fmax": 3554110000.0, + "placeopt__timing__fmax__clock__mrx_clk_pad_i": 3235040000.0, + "placeopt__timing__fmax__clock__mtx_clk_pad_i": 3554110000.0, + "placeopt__timing__fmax__clock__wb_clk_i": 1656800000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 22.9809, + "placeopt__timing__setup__tns": -90.0501, + "placeopt__timing__setup__ws": -9.11532, + "run__flow__design": "ethmac_lvt", + "run__flow__generate_date": "2026-06-17 07:59", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "ef3e4556-774f-46e2-ab4e-60c93c2da6c5", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "33992b5da1dc882c4608f47bc0409c878a97d6c8", + "synth__cpu__total": 24.64, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 7353.8, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 7353.8, + "synth__design__instance__count": 56585, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 56585, + "synth__design__io": 216, + "synth__design__nets": 56864, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 23.88, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 10, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 380152.0, + "synth__netlist__hash": "0b1dcc331782e587fe4b21d90bfc8961d47c4a16", + "synth__runtime__total": "0:23.88", + "total_elapsed_seconds": 443.36, + "total_time": "0:07:23.360000" +} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json b/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json new file mode 100644 index 0000000000..549ff2db75 --- /dev/null +++ b/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json @@ -0,0 +1,527 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 950.0000", + "vclk_clk: 950.0000" + ], + "cts__clock__skew__hold": 80.6585, + "cts__clock__skew__setup": 80.6585, + "cts__cpu__total": 123.48, + "cts__design__core__area": 3045.7, + "cts__design__die__area": 4269.71, + "cts__design__instance__area": 2060.94, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 752.311, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 1308.63, + "cts__design__instance__count": 10383, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 4, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 51, + "cts__design__instance__count__stdcell": 10379, + "cts__design__instance__displacement__max": 1.296, + "cts__design__instance__displacement__mean": 0.013, + "cts__design__instance__displacement__total": 143.955, + "cts__design__instance__utilization": 0.676671, + "cts__design__instance__utilization__stdcell": 0.570608, + "cts__design__io": 137, + "cts__design__nets": 10247, + "cts__design__rows": 204, + "cts__design__rows__asap7sc7p5t": 204, + "cts__design__sites": 110751, + "cts__design__sites__asap7sc7p5t": 110751, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 112521, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 51.22, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 438952.0, + "cts__power__internal__total": 0.0100761, + "cts__power__leakage__total": 8.85236e-07, + "cts__power__switching__total": 0.00907702, + "cts__power__total": 0.019154, + "cts__route__wirelength__estimated": 43401.5, + "cts__runtime__total": "0:51.22", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.0497198, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.313462, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 1116720000.0, + "cts__timing__fmax__clock__clk": 1065770000.0, + "cts__timing__fmax__clock__vclk_clk": 1116720000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 33.7448, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.575096, + "cts__utilizatin__before__dpl": 42.9664, + "design__io__hpwl": 6449678, + "design__violations": 0, + "detailedplace__cpu__total": 10.46, + "detailedplace__design__core__area": 3045.7, + "detailedplace__design__die__area": 4269.71, + "detailedplace__design__instance__area": 1996.41, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 752.311, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 1244.1, + "detailedplace__design__instance__count": 10191, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 4, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 10187, + "detailedplace__design__instance__displacement__max": 23.998, + "detailedplace__design__instance__displacement__mean": 0.274, + "detailedplace__design__instance__displacement__total": 2791.74, + "detailedplace__design__instance__utilization": 0.655483, + "detailedplace__design__instance__utilization__stdcell": 0.54247, + "detailedplace__design__io": 137, + "detailedplace__design__nets": 10069, + "detailedplace__design__rows": 204, + "detailedplace__design__rows__asap7sc7p5t": 204, + "detailedplace__design__sites": 110751, + "detailedplace__design__sites__asap7sc7p5t": 110751, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 2657600.0, + "detailedplace__dpl__hpwl__delta__percent": 7, + "detailedplace__elapsed_seconds": 7.6, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 11, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 2, + "detailedplace__mem__peak": 284920.0, + "detailedplace__power__internal__total": 0.008269, + "detailedplace__power__leakage__total": 8.18724e-07, + "detailedplace__power__switching__total": 0.00817607, + "detailedplace__power__total": 0.0164459, + "detailedplace__route__wirelength__estimated": 41371.2, + "detailedplace__runtime__total": "0:07.60", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.0388946, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.478929, + "detailedplace__timing__drv__setup_violation_count": 289, + "detailedplace__timing__fmax": 1063000000.0, + "detailedplace__timing__fmax__clock__clk": 1011460000.0, + "detailedplace__timing__fmax__clock__vclk_clk": 1063000000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 32.9605, + "detailedplace__timing__setup__tns": -9854.77, + "detailedplace__timing__setup__ws": -70.0801, + "detailedplace__utilizatin__before__dpl": 40.8476, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 13, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 3525, + "detailedroute__route__drc_errors__iter__1": 638, + "detailedroute__route__drc_errors__iter__2": 534, + "detailedroute__route__drc_errors__iter__3": 15, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 10252, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 120296, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 120296, + "detailedroute__route__wirelength": 56207, + "detailedroute__route__wirelength__iter__0": 56821, + "detailedroute__route__wirelength__iter__1": 56402, + "detailedroute__route__wirelength__iter__2": 56183, + "detailedroute__route__wirelength__iter__3": 56208, + "detailedroute__route__wirelength__iter__4": 56207, + "finish__clock__skew__hold": 59.7542, + "finish__clock__skew__setup": 59.7542, + "finish__cpu__total": 24.74, + "finish__design__core__area": 3045.7, + "finish__design__die__area": 4269.71, + "finish__design__instance__area": 2063.05, + "finish__design__instance__area__class__clock_buffer": 52.5463, + "finish__design__instance__area__class__clock_inverter": 3.77622, + "finish__design__instance__area__class__fill_cell": 304.008, + "finish__design__instance__area__class__inverter": 21.4326, + "finish__design__instance__area__class__macro": 752.311, + "finish__design__instance__area__class__multi_input_combinational_cell": 827.298, + "finish__design__instance__area__class__sequential_cell": 310.729, + "finish__design__instance__area__class__tap_cell": 13.9676, + "finish__design__instance__area__class__tie_cell": 3.01806, + "finish__design__instance__area__class__timing_repair_buffer": 77.9738, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 752.311, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 1310.74, + "finish__design__instance__count": 17508, + "finish__design__instance__count__class__clock_buffer": 127, + "finish__design__instance__count__class__clock_inverter": 8, + "finish__design__instance__count__class__fill_cell": 7118, + "finish__design__instance__count__class__inverter": 479, + "finish__design__instance__count__class__macro": 4, + "finish__design__instance__count__class__multi_input_combinational_cell": 7382, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__tap_cell": 479, + "finish__design__instance__count__class__tie_cell": 69, + "finish__design__instance__count__class__timing_repair_buffer": 786, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 4, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 10386, + "finish__design__instance__utilization": 0.677365, + "finish__design__instance__utilization__stdcell": 0.57153, + "finish__design__io": 137, + "finish__design__nets": 10254, + "finish__design__rows": 204, + "finish__design__rows__asap7sc7p5t": 204, + "finish__design__sites": 110751, + "finish__design__sites__asap7sc7p5t": 110751, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.769322, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00067337, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00381592, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00357543, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.766184, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00357543, + "finish__elapsed_seconds": 13.59, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 15, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 5, + "finish__mem__peak": 562044.0, + "finish__power__internal__total": 0.0101047, + "finish__power__leakage__total": 8.88148e-07, + "finish__power__switching__total": 0.00923075, + "finish__power__total": 0.0193363, + "finish__runtime__total": "0:13.59", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.0369415, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.133842, + "finish__timing__drv__setup_violation_count": 453, + "finish__timing__fmax": 1103580000.0, + "finish__timing__fmax__clock__clk": 1062060000.0, + "finish__timing__fmax__clock__vclk_clk": 1103580000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 33.6894, + "finish__timing__setup__tns": -6187.31, + "finish__timing__setup__ws": -33.7719, + "finish__timing__wns_percent_delay": -3.120498, + "finish_merge__cpu__total": 1.94, + "finish_merge__elapsed_seconds": 2.22, + "finish_merge__mem__peak": 491060.0, + "finish_merge__runtime__total": "0:02.22", + "floorplan__cpu__total": 116.73, + "floorplan__design__core__area": 3045.7, + "floorplan__design__die__area": 4269.71, + "floorplan__design__instance__area": 1910.08, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 752.311, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 1157.77, + "floorplan__design__instance__count": 8989, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 4, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 8985, + "floorplan__design__instance__count__swapped_arithmetic_operator": 1, + "floorplan__design__instance__utilization": 0.627139, + "floorplan__design__instance__utilization__stdcell": 0.504828, + "floorplan__design__io": 135, + "floorplan__design__nets": 9344, + "floorplan__design__rows": 204, + "floorplan__design__rows__asap7sc7p5t": 204, + "floorplan__design__sites": 208896, + "floorplan__design__sites__asap7sc7p5t": 208896, + "floorplan__elapsed_seconds": 31.24, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 14, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 5, + "floorplan__mem__peak": 267344.0, + "floorplan__power__internal__total": 0.0064463, + "floorplan__power__leakage__total": 7.49718e-07, + "floorplan__power__switching__total": 0.00413361, + "floorplan__power__total": 0.0105807, + "floorplan__runtime__total": "0:31.24", + "floorplan__timing__fmax": 574130000.0, + "floorplan__timing__fmax__clock__clk": 259617000.0, + "floorplan__timing__fmax__clock__vclk_clk": 574130000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 31.8296, + "floorplan__timing__setup__tns": -3426570.0, + "floorplan__timing__setup__ws": -2901.82, + "flow__errors__count": 0, + "flow__warnings__count": 11, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__MPL-0055": 1, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 2, + "globalplace__cpu__total": 150.24, + "globalplace__design__core__area": 3045.7, + "globalplace__design__die__area": 4269.71, + "globalplace__design__instance__area": 1996.41, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 752.311, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 1244.1, + "globalplace__design__instance__count": 10191, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 4, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 10187, + "globalplace__design__instance__utilization": 0.655483, + "globalplace__design__instance__utilization__stdcell": 0.54247, + "globalplace__design__io": 137, + "globalplace__design__nets": 10069, + "globalplace__design__rows": 204, + "globalplace__design__rows__asap7sc7p5t": 204, + "globalplace__design__sites": 110751, + "globalplace__design__sites__asap7sc7p5t": 110751, + "globalplace__elapsed_seconds": 18.15, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 13, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 4, + "globalplace__mem__peak": 460864.0, + "globalplace__power__internal__total": 0.00826775, + "globalplace__power__leakage__total": 8.18724e-07, + "globalplace__power__switching__total": 0.00813215, + "globalplace__power__total": 0.0164007, + "globalplace__runtime__total": "0:18.15", + "globalplace__timing__fmax": 1061640000.0, + "globalplace__timing__fmax__clock__clk": 1031840000.0, + "globalplace__timing__fmax__clock__vclk_clk": 1061640000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 32.8735, + "globalplace__timing__setup__tns": -7676.14, + "globalplace__timing__setup__ws": -51.9561, + "globalplace_io__cpu__total": 1.37, + "globalplace_io__elapsed_seconds": 1.45, + "globalplace_io__mem__peak": 221100.0, + "globalplace_io__runtime__total": "0:01.45", + "globalplace_skip_io__cpu__total": 52.38, + "globalplace_skip_io__elapsed_seconds": 3.21, + "globalplace_skip_io__mem__peak": 236452.0, + "globalplace_skip_io__runtime__total": "0:03.21", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 56.9479, + "globalroute__clock__skew__setup": 56.9479, + "globalroute__cpu__total": 370.27, + "globalroute__design__core__area": 3045.7, + "globalroute__design__die__area": 4269.71, + "globalroute__design__instance__area": 2063.05, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 752.311, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 1310.74, + "globalroute__design__instance__count": 10390, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 4, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 6, + "globalroute__design__instance__count__stdcell": 10386, + "globalroute__design__instance__displacement__max": 1.296, + "globalroute__design__instance__displacement__mean": 0.006, + "globalroute__design__instance__displacement__total": 69.174, + "globalroute__design__instance__utilization": 0.677365, + "globalroute__design__instance__utilization__stdcell": 0.57153, + "globalroute__design__io": 137, + "globalroute__design__nets": 10254, + "globalroute__design__rows": 204, + "globalroute__design__rows__asap7sc7p5t": 204, + "globalroute__design__sites": 110751, + "globalroute__design__sites__asap7sc7p5t": 110751, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 62614, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 41.07, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 55, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0104": 41, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00459141, + "globalroute__global_route__fastroute__finalization_s": 0.788957, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00279377, + "globalroute__global_route__fastroute__monotonic_s": 0.00430281, + "globalroute__global_route__fastroute__new_route_l_s": 0.00100006, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00374344, + "globalroute__global_route__fastroute__route_l_s": 0.00153239, + "globalroute__global_route__fastroute__route_z_s": 9.439e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00124644, + "globalroute__global_route__vias": 19475, + "globalroute__global_route__wirelength": 72891, + "globalroute__mem__peak": 606560.0, + "globalroute__power__internal__total": 0.0100963, + "globalroute__power__leakage__total": 8.88148e-07, + "globalroute__power__switching__total": 0.00964685, + "globalroute__power__total": 0.019744, + "globalroute__route__net": 10245, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 43553.3, + "globalroute__runtime__total": "0:41.07", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 2.80874e-05, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.310894, + "globalroute__timing__drv__setup_violation_count": 12, + "globalroute__timing__fmax": 1123380000.0, + "globalroute__timing__fmax__clock__clk": 1089390000.0, + "globalroute__timing__fmax__clock__vclk_clk": 1123380000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 35.0094, + "globalroute__timing__setup__tns": -24.18, + "globalroute__timing__setup__ws": -5.30065, + "globalroute__utilizatin__before__dpl": 43.0358, + "macro_place__wirelength": 24758, + "placeopt__cpu__total": 9.81, + "placeopt__design__core__area": 3045.7, + "placeopt__design__die__area": 4269.71, + "placeopt__design__instance__area": 1996.41, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 752.311, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 1244.1, + "placeopt__design__instance__count": 10191, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 4, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 10187, + "placeopt__design__instance__count__swapped_arithmetic_operator": 0, + "placeopt__design__instance__utilization": 0.655483, + "placeopt__design__instance__utilization__stdcell": 0.54247, + "placeopt__design__io": 137, + "placeopt__design__nets": 10069, + "placeopt__design__rows": 204, + "placeopt__design__rows__asap7sc7p5t": 204, + "placeopt__design__sites": 110751, + "placeopt__design__sites__asap7sc7p5t": 110751, + "placeopt__elapsed_seconds": 6.87, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 12, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__count__RSZ-0020": 1, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 3, + "placeopt__mem__peak": 271636.0, + "placeopt__power__internal__total": 0.00826775, + "placeopt__power__leakage__total": 8.18724e-07, + "placeopt__power__switching__total": 0.00813215, + "placeopt__power__total": 0.0164007, + "placeopt__runtime__total": "0:06.87", + "placeopt__timing__drv__floating__nets": 2, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0666383, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.336946, + "placeopt__timing__drv__setup_violation_count": 305, + "placeopt__timing__fmax": 1061640000.0, + "placeopt__timing__fmax__clock__clk": 1031840000.0, + "placeopt__timing__fmax__clock__vclk_clk": 1061640000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 32.8735, + "placeopt__timing__setup__tns": -7676.14, + "placeopt__timing__setup__ws": -51.9561, + "run__flow__design": "riscv32i-mock-sram", + "run__flow__generate_date": "2026-06-17 07:55", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "f0ae0d3b-9dfd-4582-84cd-c4df0c75abe9", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "787d6a4946b12ba374364f9b9de6770296d04729", + "synth__cpu__total": 25.69, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 1898.98, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 752.311, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1146.67, + "synth__design__instance__count": 8838, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 4, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 8834, + "synth__design__io": 135, + "synth__design__nets": 9207, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 26.76, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 11, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 164712.0, + "synth__netlist__hash": "dcacb109edc520790edef0e3dafa7f41c263bb4f", + "synth__runtime__total": "0:26.76", + "total_elapsed_seconds": 203.38, + "total_time": "0:03:23.380000" +} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i/metadata-base-ok.json b/flow/designs/asap7/riscv32i/metadata-base-ok.json new file mode 100644 index 0000000000..6350f08a3e --- /dev/null +++ b/flow/designs/asap7/riscv32i/metadata-base-ok.json @@ -0,0 +1,530 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 950.0000", + "vclk_clk: 950.0000" + ], + "cts__clock__skew__hold": 62.4908, + "cts__clock__skew__setup": 56.0758, + "cts__cpu__total": 79.31, + "cts__design__core__area": 3967.86, + "cts__design__die__area": 5350.48, + "cts__design__instance__area": 2656.26, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 1404.48, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 1251.78, + "cts__design__instance__count": 10433, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 4, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 26, + "cts__design__instance__count__stdcell": 10429, + "cts__design__instance__displacement__max": 0.972, + "cts__design__instance__displacement__mean": 0.004, + "cts__design__instance__displacement__total": 44.569, + "cts__design__instance__utilization": 0.669444, + "cts__design__instance__utilization__stdcell": 0.488332, + "cts__design__io": 137, + "cts__design__nets": 10250, + "cts__design__rows": 233, + "cts__design__rows__asap7sc7p5t": 233, + "cts__design__sites": 115508, + "cts__design__sites__asap7sc7p5t": 115508, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 35240, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 35.94, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 445860.0, + "cts__power__internal__total": 0.0216218, + "cts__power__leakage__total": 0.000516459, + "cts__power__switching__total": 0.00940282, + "cts__power__total": 0.0315411, + "cts__route__wirelength__estimated": 42378.3, + "cts__runtime__total": "0:35.94", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.440276, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.457129, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 1159330000.0, + "cts__timing__fmax__clock__clk": 1061470000.0, + "cts__timing__fmax__clock__vclk_clk": 1159330000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 34.662, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.850875, + "cts__utilizatin__before__dpl": 31.548, + "design__io__hpwl": 8371161, + "design__violations": 0, + "detailedplace__cpu__total": 10.79, + "detailedplace__design__core__area": 3967.86, + "detailedplace__design__die__area": 5350.48, + "detailedplace__design__instance__area": 2595.45, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 1404.48, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 1190.97, + "detailedplace__design__instance__count": 10262, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 4, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 10258, + "detailedplace__design__instance__displacement__max": 39.684, + "detailedplace__design__instance__displacement__mean": 0.268, + "detailedplace__design__instance__displacement__total": 2758.12, + "detailedplace__design__instance__utilization": 0.654118, + "detailedplace__design__instance__utilization__stdcell": 0.464608, + "detailedplace__design__io": 137, + "detailedplace__design__nets": 10089, + "detailedplace__design__rows": 233, + "detailedplace__design__rows__asap7sc7p5t": 233, + "detailedplace__design__sites": 115508, + "detailedplace__design__sites__asap7sc7p5t": 115508, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 2493680.0, + "detailedplace__dpl__hpwl__delta__percent": 6, + "detailedplace__elapsed_seconds": 7.78, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 11, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 2, + "detailedplace__mem__peak": 378360.0, + "detailedplace__power__internal__total": 0.0198456, + "detailedplace__power__leakage__total": 0.000516392, + "detailedplace__power__switching__total": 0.0085115, + "detailedplace__power__total": 0.0288735, + "detailedplace__route__wirelength__estimated": 40923.5, + "detailedplace__runtime__total": "0:07.78", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.437853, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.460799, + "detailedplace__timing__drv__setup_violation_count": 438, + "detailedplace__timing__fmax": 1136730000.0, + "detailedplace__timing__fmax__clock__clk": 1047610000.0, + "detailedplace__timing__fmax__clock__vclk_clk": 1136730000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 34.1928, + "detailedplace__timing__setup__tns": -5419.85, + "detailedplace__timing__setup__ws": -52.3207, + "detailedplace__utilizatin__before__dpl": 30.0154, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 13, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 3533, + "detailedroute__route__drc_errors__iter__1": 603, + "detailedroute__route__drc_errors__iter__2": 434, + "detailedroute__route__drc_errors__iter__3": 35, + "detailedroute__route__drc_errors__iter__4": 3, + "detailedroute__route__drc_errors__iter__5": 3, + "detailedroute__route__drc_errors__iter__6": 0, + "detailedroute__route__net": 10277, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 112836, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 112836, + "detailedroute__route__wirelength": 53044, + "detailedroute__route__wirelength__iter__0": 53533, + "detailedroute__route__wirelength__iter__1": 53144, + "detailedroute__route__wirelength__iter__2": 53037, + "detailedroute__route__wirelength__iter__3": 53043, + "detailedroute__route__wirelength__iter__4": 53044, + "detailedroute__route__wirelength__iter__5": 53044, + "detailedroute__route__wirelength__iter__6": 53044, + "finish__clock__skew__hold": 29.1006, + "finish__clock__skew__setup": 25.8994, + "finish__cpu__total": 22.96, + "finish__design__core__area": 3967.86, + "finish__design__die__area": 5350.48, + "finish__design__instance__area": 2661.58, + "finish__design__instance__area__class__clock_buffer": 54.3688, + "finish__design__instance__area__class__clock_inverter": 1.79334, + "finish__design__instance__area__class__fill_cell": 427.004, + "finish__design__instance__area__class__inverter": 14.9299, + "finish__design__instance__area__class__macro": 1404.48, + "finish__design__instance__area__class__multi_input_combinational_cell": 753.349, + "finish__design__instance__area__class__sequential_cell": 310.729, + "finish__design__instance__area__class__tap_cell": 15.4548, + "finish__design__instance__area__class__tie_cell": 3.01806, + "finish__design__instance__area__class__timing_repair_buffer": 103.46, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 1404.48, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 1257.1, + "finish__design__instance__count": 18692, + "finish__design__instance__count__class__clock_buffer": 133, + "finish__design__instance__count__class__clock_inverter": 5, + "finish__design__instance__count__class__fill_cell": 8230, + "finish__design__instance__count__class__inverter": 335, + "finish__design__instance__count__class__macro": 4, + "finish__design__instance__count__class__multi_input_combinational_cell": 7322, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__tap_cell": 530, + "finish__design__instance__count__class__tie_cell": 69, + "finish__design__instance__count__class__timing_repair_buffer": 1008, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 4, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 10458, + "finish__design__instance__utilization": 0.670785, + "finish__design__instance__utilization__stdcell": 0.490408, + "finish__design__io": 137, + "finish__design__nets": 10279, + "finish__design__rows": 233, + "finish__design__rows__asap7sc7p5t": 233, + "finish__design__sites": 115508, + "finish__design__sites__asap7sc7p5t": 115508, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.768009, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00196703, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0101941, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00942962, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.759806, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00942962, + "finish__elapsed_seconds": 12.99, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 15, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 5, + "finish__mem__peak": 544972.0, + "finish__power__internal__total": 0.0217288, + "finish__power__leakage__total": 0.000516466, + "finish__power__switching__total": 0.00943542, + "finish__power__total": 0.0316806, + "finish__runtime__total": "0:12.99", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.401422, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.30189, + "finish__timing__drv__setup_violation_count": 743, + "finish__timing__fmax": 1143460000.0, + "finish__timing__fmax__clock__clk": 1070400000.0, + "finish__timing__fmax__clock__vclk_clk": 1143460000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 34.5875, + "finish__timing__setup__tns": -10417, + "finish__timing__setup__ws": -33.7068, + "finish__timing__wns_percent_delay": -3.090766, + "finish_merge__cpu__total": 1.9, + "finish_merge__elapsed_seconds": 2.16, + "finish_merge__mem__peak": 486124.0, + "finish_merge__runtime__total": "0:02.16", + "floorplan__cpu__total": 70.96, + "floorplan__design__core__area": 3967.86, + "floorplan__design__die__area": 5350.48, + "floorplan__design__instance__area": 2483.84, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 1404.48, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 1079.36, + "floorplan__design__instance__count": 8787, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 4, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 8783, + "floorplan__design__instance__count__swapped_arithmetic_operator": 1, + "floorplan__design__instance__utilization": 0.625989, + "floorplan__design__instance__utilization__stdcell": 0.421068, + "floorplan__design__io": 135, + "floorplan__design__nets": 9142, + "floorplan__design__rows": 233, + "floorplan__design__rows__asap7sc7p5t": 233, + "floorplan__design__sites": 272144, + "floorplan__design__sites__asap7sc7p5t": 272144, + "floorplan__elapsed_seconds": 27.35, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 14, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 5, + "floorplan__mem__peak": 263376.0, + "floorplan__power__internal__total": 0.0183018, + "floorplan__power__leakage__total": 0.000516304, + "floorplan__power__switching__total": 0.00511262, + "floorplan__power__total": 0.0239307, + "floorplan__runtime__total": "0:27.35", + "floorplan__timing__fmax": 614056000.0, + "floorplan__timing__fmax__clock__clk": 524737000.0, + "floorplan__timing__fmax__clock__vclk_clk": 614056000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 33.0273, + "floorplan__timing__setup__tns": -992791, + "floorplan__timing__setup__ws": -955.716, + "flow__errors__count": 0, + "flow__warnings__count": 11, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__MPL-0055": 1, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 2, + "globalplace__cpu__total": 96.12, + "globalplace__design__core__area": 3967.86, + "globalplace__design__die__area": 5350.48, + "globalplace__design__instance__area": 2595.45, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 1404.48, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 1190.97, + "globalplace__design__instance__count": 10262, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 4, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 10258, + "globalplace__design__instance__utilization": 0.654118, + "globalplace__design__instance__utilization__stdcell": 0.464608, + "globalplace__design__io": 137, + "globalplace__design__nets": 10089, + "globalplace__design__rows": 233, + "globalplace__design__rows__asap7sc7p5t": 233, + "globalplace__design__sites": 115508, + "globalplace__design__sites__asap7sc7p5t": 115508, + "globalplace__elapsed_seconds": 16.16, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 13, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 4, + "globalplace__mem__peak": 462408.0, + "globalplace__power__internal__total": 0.0198451, + "globalplace__power__leakage__total": 0.000516392, + "globalplace__power__switching__total": 0.00843407, + "globalplace__power__total": 0.0287956, + "globalplace__runtime__total": "0:16.16", + "globalplace__timing__fmax": 1131420000.0, + "globalplace__timing__fmax__clock__clk": 1071350000.0, + "globalplace__timing__fmax__clock__vclk_clk": 1131420000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 34.115, + "globalplace__timing__setup__tns": -6149.8, + "globalplace__timing__setup__ws": -31.2662, + "globalplace_io__cpu__total": 1.31, + "globalplace_io__elapsed_seconds": 1.45, + "globalplace_io__mem__peak": 220240.0, + "globalplace_io__runtime__total": "0:01.45", + "globalplace_skip_io__cpu__total": 53.6, + "globalplace_skip_io__elapsed_seconds": 3.23, + "globalplace_skip_io__mem__peak": 235372.0, + "globalplace_skip_io__runtime__total": "0:03.23", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 22.8544, + "globalroute__clock__skew__setup": 18.4716, + "globalroute__cpu__total": 374.74, + "globalroute__design__core__area": 3967.86, + "globalroute__design__die__area": 5350.48, + "globalroute__design__instance__area": 2661.58, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 1404.48, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 1257.1, + "globalroute__design__instance__count": 10462, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 4, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 24, + "globalroute__design__instance__count__stdcell": 10458, + "globalroute__design__instance__displacement__max": 1.08, + "globalroute__design__instance__displacement__mean": 0.006, + "globalroute__design__instance__displacement__total": 71.874, + "globalroute__design__instance__utilization": 0.670785, + "globalroute__design__instance__utilization__stdcell": 0.490408, + "globalroute__design__io": 137, + "globalroute__design__nets": 10279, + "globalroute__design__rows": 233, + "globalroute__design__rows__asap7sc7p5t": 233, + "globalroute__design__sites": 115508, + "globalroute__design__sites__asap7sc7p5t": 115508, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 47697, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 46.68, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 55, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0104": 41, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00398592, + "globalroute__global_route__fastroute__finalization_s": 0.673715, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.0023862, + "globalroute__global_route__fastroute__monotonic_s": 0.00425188, + "globalroute__global_route__fastroute__new_route_l_s": 0.000874561, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.1e-07, + "globalroute__global_route__fastroute__route_l_s": 0.0013551, + "globalroute__global_route__fastroute__route_z_s": 9.013e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00108435, + "globalroute__global_route__vias": 16442, + "globalroute__global_route__wirelength": 69147, + "globalroute__mem__peak": 689624.0, + "globalroute__power__internal__total": 0.0217253, + "globalroute__power__leakage__total": 0.000516466, + "globalroute__power__switching__total": 0.00997573, + "globalroute__power__total": 0.0322175, + "globalroute__route__net": 10248, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 42531.5, + "globalroute__runtime__total": "0:46.68", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.39799, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.44551, + "globalroute__timing__drv__setup_violation_count": 25, + "globalroute__timing__fmax": 1161450000.0, + "globalroute__timing__fmax__clock__clk": 1091530000.0, + "globalroute__timing__fmax__clock__vclk_clk": 1161450000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 35.9246, + "globalroute__timing__setup__tns": -31.9417, + "globalroute__timing__setup__ws": -2.31637, + "globalroute__utilizatin__before__dpl": 31.6821, + "macro_place__wirelength": 25927.4, + "placeopt__cpu__total": 9.83, + "placeopt__design__core__area": 3967.86, + "placeopt__design__die__area": 5350.48, + "placeopt__design__instance__area": 2595.45, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 1404.48, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 1190.97, + "placeopt__design__instance__count": 10262, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 4, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 10258, + "placeopt__design__instance__count__swapped_arithmetic_operator": 0, + "placeopt__design__instance__utilization": 0.654118, + "placeopt__design__instance__utilization__stdcell": 0.464608, + "placeopt__design__io": 137, + "placeopt__design__nets": 10089, + "placeopt__design__rows": 233, + "placeopt__design__rows__asap7sc7p5t": 233, + "placeopt__design__sites": 115508, + "placeopt__design__sites__asap7sc7p5t": 115508, + "placeopt__elapsed_seconds": 6.81, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 11, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 276844.0, + "placeopt__power__internal__total": 0.0198451, + "placeopt__power__leakage__total": 0.000516392, + "placeopt__power__switching__total": 0.00843407, + "placeopt__power__total": 0.0287956, + "placeopt__runtime__total": "0:06.81", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.438756, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.466472, + "placeopt__timing__drv__setup_violation_count": 498, + "placeopt__timing__fmax": 1131420000.0, + "placeopt__timing__fmax__clock__clk": 1071350000.0, + "placeopt__timing__fmax__clock__vclk_clk": 1131420000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 34.115, + "placeopt__timing__setup__tns": -6149.8, + "placeopt__timing__setup__ws": -31.2662, + "run__flow__design": "riscv32i", + "run__flow__generate_date": "2026-06-17 07:53", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "083df5a9-60f4-44ad-81f8-73decc0a59fc", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "1b153640320fe931005e9414a100c25715206b08", + "synth__cpu__total": 25.28, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 2472.32, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 1404.48, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1067.84, + "synth__design__instance__count": 8636, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 4, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 8632, + "synth__design__io": 135, + "synth__design__nets": 9005, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 26.42, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 11, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 164808.0, + "synth__netlist__hash": "3cda72525274bb1b952aec8e0a640cf60c42b6da", + "synth__runtime__total": "0:26.42", + "total_elapsed_seconds": 186.97, + "total_time": "0:03:06.970000" +} \ No newline at end of file diff --git a/flow/designs/asap7/uart/metadata-base-ok.json b/flow/designs/asap7/uart/metadata-base-ok.json new file mode 100644 index 0000000000..62566d6b5e --- /dev/null +++ b/flow/designs/asap7/uart/metadata-base-ok.json @@ -0,0 +1,496 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 270.0000", + "vclk_clk: 270.0000" + ], + "cts__clock__skew__hold": 8.94516, + "cts__clock__skew__setup": 3.84535, + "cts__cpu__total": 6.58, + "cts__design__core__area": 221.324, + "cts__design__die__area": 289, + "cts__design__instance__area": 101.593, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 101.593, + "cts__design__instance__count": 923, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 41, + "cts__design__instance__count__stdcell": 923, + "cts__design__instance__displacement__max": 0.81, + "cts__design__instance__displacement__mean": 0.051, + "cts__design__instance__displacement__total": 47.282, + "cts__design__instance__utilization": 0.459025, + "cts__design__instance__utilization__stdcell": 0.459025, + "cts__design__io": 46, + "cts__design__nets": 847, + "cts__design__rows": 55, + "cts__design__rows__asap7sc7p5t": 55, + "cts__design__sites": 15180, + "cts__design__sites__asap7sc7p5t": 15180, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 45015, + "cts__dpl__hpwl__delta__percent": 3, + "cts__elapsed_seconds": 6.24, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 11, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__count__STA-1212": 1001, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 246392.0, + "cts__power__internal__total": 0.00157344, + "cts__power__leakage__total": 1.09565e-07, + "cts__power__switching__total": 0.000893682, + "cts__power__total": 0.00246723, + "cts__route__wirelength__estimated": 1436.55, + "cts__runtime__total": "0:06.24", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.859634, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.758526, + "cts__timing__drv__setup_violation_count": 64, + "cts__timing__fmax": 3302410000.0, + "cts__timing__fmax__clock__clk": 3302410000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 60.5083, + "cts__timing__setup__tns": -1399.45, + "cts__timing__setup__ws": -34.1429, + "cts__utilizatin__before__dpl": 45.9025, + "design__io__hpwl": 258099, + "design__violations": 0, + "detailedplace__cpu__total": 1.77, + "detailedplace__design__core__area": 221.324, + "detailedplace__design__die__area": 289, + "detailedplace__design__instance__area": 93.8223, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 93.8223, + "detailedplace__design__instance__count": 867, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 867, + "detailedplace__design__instance__displacement__max": 0.677, + "detailedplace__design__instance__displacement__mean": 0.175, + "detailedplace__design__instance__displacement__total": 151.952, + "detailedplace__design__instance__utilization": 0.423913, + "detailedplace__design__instance__utilization__stdcell": 0.423913, + "detailedplace__design__io": 46, + "detailedplace__design__nets": 798, + "detailedplace__design__rows": 55, + "detailedplace__design__rows__asap7sc7p5t": 55, + "detailedplace__design__sites": 15180, + "detailedplace__design__sites__asap7sc7p5t": 15180, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 136089, + "detailedplace__dpl__hpwl__delta__percent": 12, + "detailedplace__elapsed_seconds": 1.79, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 10, + "detailedplace__flow__warnings__count__STA-1212": 1001, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 208664.0, + "detailedplace__power__internal__total": 0.0014576, + "detailedplace__power__leakage__total": 9.36633e-08, + "detailedplace__power__switching__total": 0.000725749, + "detailedplace__power__total": 0.00218345, + "detailedplace__route__wirelength__estimated": 1303.67, + "detailedplace__runtime__total": "0:01.79", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.854751, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.755314, + "detailedplace__timing__drv__setup_violation_count": 67, + "detailedplace__timing__fmax": 3243920000.0, + "detailedplace__timing__fmax__clock__clk": 3243920000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 60.8412, + "detailedplace__timing__setup__tns": -2003.15, + "detailedplace__timing__setup__ws": -59.7901, + "detailedplace__utilizatin__before__dpl": 42.3913, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1212": 1001, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 152, + "detailedroute__route__drc_errors__iter__1": 5, + "detailedroute__route__drc_errors__iter__2": 11, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__net": 848, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 6628, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 6628, + "detailedroute__route__wirelength": 1629, + "detailedroute__route__wirelength__iter__0": 1653, + "detailedroute__route__wirelength__iter__1": 1631, + "detailedroute__route__wirelength__iter__2": 1629, + "detailedroute__route__wirelength__iter__3": 1629, + "finish__clock__skew__hold": 9.48166, + "finish__clock__skew__setup": 4.41928, + "finish__cpu__total": 3.16, + "finish__design__core__area": 221.324, + "finish__design__die__area": 289, + "finish__design__instance__area": 102.891, + "finish__design__instance__area__class__clock_buffer": 0.99144, + "finish__design__instance__area__class__clock_inverter": 0.75816, + "finish__design__instance__area__class__fill_cell": 118.433, + "finish__design__instance__area__class__inverter": 2.187, + "finish__design__instance__area__class__multi_input_combinational_cell": 49.8928, + "finish__design__instance__area__class__sequential_cell": 23.0364, + "finish__design__instance__area__class__tap_cell": 3.2076, + "finish__design__instance__area__class__timing_repair_buffer": 22.8177, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 102.891, + "finish__design__instance__count": 1928, + "finish__design__instance__count__class__clock_buffer": 10, + "finish__design__instance__count__class__clock_inverter": 6, + "finish__design__instance__count__class__fill_cell": 1002, + "finish__design__instance__count__class__inverter": 46, + "finish__design__instance__count__class__multi_input_combinational_cell": 444, + "finish__design__instance__count__class__sequential_cell": 79, + "finish__design__instance__count__class__tap_cell": 110, + "finish__design__instance__count__class__timing_repair_buffer": 231, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 926, + "finish__design__instance__utilization": 0.464888, + "finish__design__instance__utilization__stdcell": 0.464888, + "finish__design__io": 46, + "finish__design__nets": 850, + "finish__design__rows": 55, + "finish__design__rows__asap7sc7p5t": 55, + "finish__design__sites": 15180, + "finish__design__sites__asap7sc7p5t": 15180, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.697613, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00241796, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00717472, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00730076, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.692825, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00730076, + "finish__elapsed_seconds": 3.07, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 14, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1212": 1001, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 275952.0, + "finish__power__internal__total": 0.00158629, + "finish__power__leakage__total": 1.12197e-07, + "finish__power__switching__total": 0.000882483, + "finish__power__total": 0.00246889, + "finish__runtime__total": "0:03.07", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.863438, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.769867, + "finish__timing__drv__setup_violation_count": 63, + "finish__timing__fmax": 3308610000.0, + "finish__timing__fmax__clock__clk": 3308610000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 60.236, + "finish__timing__setup__tns": -1395.03, + "finish__timing__setup__ws": -35.5636, + "finish__timing__wns_percent_delay": -9.93559, + "finish_merge__cpu__total": 1.41, + "finish_merge__elapsed_seconds": 1.57, + "finish_merge__mem__peak": 440084.0, + "finish_merge__runtime__total": "0:01.57", + "floorplan__cpu__total": 2.55, + "floorplan__design__core__area": 221.324, + "floorplan__design__die__area": 289, + "floorplan__design__instance__area": 77.1428, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 77.1428, + "floorplan__design__instance__count": 598, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 598, + "floorplan__design__instance__utilization": 0.348551, + "floorplan__design__instance__utilization__stdcell": 0.348551, + "floorplan__design__io": 44, + "floorplan__design__nets": 637, + "floorplan__design__rows": 55, + "floorplan__design__rows__asap7sc7p5t": 55, + "floorplan__design__sites": 15180, + "floorplan__design__sites__asap7sc7p5t": 15180, + "floorplan__elapsed_seconds": 2.36, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 12, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__count__STA-1212": 1001, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 221832.0, + "floorplan__power__internal__total": 0.00124435, + "floorplan__power__leakage__total": 7.10251e-08, + "floorplan__power__switching__total": 0.000565796, + "floorplan__power__total": 0.00181022, + "floorplan__runtime__total": "0:02.36", + "floorplan__timing__fmax": 3047990000.0, + "floorplan__timing__fmax__clock__clk": 3047990000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 58.2824, + "floorplan__timing__setup__tns": -1565.66, + "floorplan__timing__setup__ws": -58.0855, + "flow__errors__count": 0, + "flow__warnings__count": 10, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1212": 1001, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 7.8, + "globalplace__design__core__area": 221.324, + "globalplace__design__die__area": 289, + "globalplace__design__instance__area": 93.8223, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 93.8223, + "globalplace__design__instance__count": 867, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 867, + "globalplace__design__instance__utilization": 0.423913, + "globalplace__design__instance__utilization__stdcell": 0.423913, + "globalplace__design__io": 46, + "globalplace__design__nets": 798, + "globalplace__design__rows": 55, + "globalplace__design__rows__asap7sc7p5t": 55, + "globalplace__design__sites": 15180, + "globalplace__design__sites__asap7sc7p5t": 15180, + "globalplace__elapsed_seconds": 2.17, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 10, + "globalplace__flow__warnings__count__STA-1212": 1001, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 340976.0, + "globalplace__power__internal__total": 0.00145755, + "globalplace__power__leakage__total": 9.36633e-08, + "globalplace__power__switching__total": 0.00072504, + "globalplace__power__total": 0.00218269, + "globalplace__runtime__total": "0:02.17", + "globalplace__timing__fmax": 3220300000.0, + "globalplace__timing__fmax__clock__clk": 3220300000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 60.0623, + "globalplace__timing__setup__tns": -2055.48, + "globalplace__timing__setup__ws": -58.8588, + "globalplace_io__cpu__total": 1.3, + "globalplace_io__elapsed_seconds": 1.4, + "globalplace_io__mem__peak": 202680.0, + "globalplace_io__runtime__total": "0:01.40", + "globalplace_skip_io__cpu__total": 6.77, + "globalplace_skip_io__elapsed_seconds": 1.56, + "globalplace_skip_io__mem__peak": 204184.0, + "globalplace_skip_io__runtime__total": "0:01.56", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 8.92725, + "globalroute__clock__skew__setup": 4.05369, + "globalroute__cpu__total": 78.22, + "globalroute__design__core__area": 221.324, + "globalroute__design__die__area": 289, + "globalroute__design__instance__area": 102.891, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 102.891, + "globalroute__design__instance__count": 926, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 7, + "globalroute__design__instance__count__stdcell": 926, + "globalroute__design__instance__displacement__max": 0.864, + "globalroute__design__instance__displacement__mean": 0.022, + "globalroute__design__instance__displacement__total": 21.222, + "globalroute__design__instance__utilization": 0.464888, + "globalroute__design__instance__utilization__stdcell": 0.464888, + "globalroute__design__io": 46, + "globalroute__design__nets": 850, + "globalroute__design__rows": 55, + "globalroute__design__rows__asap7sc7p5t": 55, + "globalroute__design__sites": 15180, + "globalroute__design__sites__asap7sc7p5t": 15180, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 17875, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 6.95, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 19, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 5, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1212": 1001, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000280811, + "globalroute__global_route__fastroute__finalization_s": 0.00786926, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00019974, + "globalroute__global_route__fastroute__monotonic_s": 0.00137447, + "globalroute__global_route__fastroute__new_route_l_s": 2.625e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.6e-07, + "globalroute__global_route__fastroute__route_l_s": 4.214e-05, + "globalroute__global_route__fastroute__route_z_s": 5.99e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 4.305e-05, + "globalroute__global_route__vias": 1146, + "globalroute__global_route__wirelength": 2738, + "globalroute__mem__peak": 363336.0, + "globalroute__power__internal__total": 0.00158757, + "globalroute__power__leakage__total": 1.12197e-07, + "globalroute__power__switching__total": 0.000995519, + "globalroute__power__total": 0.0025832, + "globalroute__route__net": 845, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 1454.78, + "globalroute__runtime__total": "0:06.95", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.846008, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.752971, + "globalroute__timing__drv__setup_violation_count": 69, + "globalroute__timing__fmax": 3172640000.0, + "globalroute__timing__fmax__clock__clk": 3172640000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 63.6183, + "globalroute__timing__setup__tns": -2032.54, + "globalroute__timing__setup__ws": -45.1954, + "globalroute__utilizatin__before__dpl": 46.4888, + "placeopt__cpu__total": 1.73, + "placeopt__design__core__area": 221.324, + "placeopt__design__die__area": 289, + "placeopt__design__instance__area": 93.8223, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 93.8223, + "placeopt__design__instance__count": 867, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 867, + "placeopt__design__instance__utilization": 0.423913, + "placeopt__design__instance__utilization__stdcell": 0.423913, + "placeopt__design__io": 46, + "placeopt__design__nets": 798, + "placeopt__design__rows": 55, + "placeopt__design__rows__asap7sc7p5t": 55, + "placeopt__design__sites": 15180, + "placeopt__design__sites__asap7sc7p5t": 15180, + "placeopt__elapsed_seconds": 1.71, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 10, + "placeopt__flow__warnings__count__STA-1212": 1001, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 220880.0, + "placeopt__power__internal__total": 0.00145755, + "placeopt__power__leakage__total": 9.36633e-08, + "placeopt__power__switching__total": 0.00072504, + "placeopt__power__total": 0.00218269, + "placeopt__runtime__total": "0:01.71", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.853683, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.756854, + "placeopt__timing__drv__setup_violation_count": 67, + "placeopt__timing__fmax": 3220300000.0, + "placeopt__timing__fmax__clock__clk": 3220300000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 60.0623, + "placeopt__timing__setup__tns": -2055.48, + "placeopt__timing__setup__ws": -58.8588, + "run__flow__design": "uart", + "run__flow__generate_date": "2026-06-17 07:47", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "asap7", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ps", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "54fc5da6-9151-4ad2-974b-bbefb20d9035", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "9d22ef80013103403a033908fb53508a1d450230", + "synth__cpu__total": 2.4, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 75.0433, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 75.0433, + "synth__design__instance__count": 598, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 598, + "synth__design__io": 44, + "synth__design__nets": 637, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 2.75, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 10, + "synth__flow__warnings__count__STA-1212": 1001, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 152244.0, + "synth__netlist__hash": "ce0d25d00d85be55467e23ccf3d02f7dbb38fd93", + "synth__runtime__total": "0:02.75", + "total_elapsed_seconds": 31.57, + "total_time": "0:00:31.570000" +} \ No newline at end of file diff --git a/flow/designs/gf180/aes-hybrid/metadata-base-ok.json b/flow/designs/gf180/aes-hybrid/metadata-base-ok.json new file mode 100644 index 0000000000..2aa60b5267 --- /dev/null +++ b/flow/designs/gf180/aes-hybrid/metadata-base-ok.json @@ -0,0 +1,536 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 3.0000", + "vclk_clk: 3.0000" + ], + "cts__clock__skew__hold": 0.129023, + "cts__clock__skew__setup": 0.0800564, + "cts__cpu__total": 68.16, + "cts__design__core__area": 1317880.0, + "cts__design__die__area": 1339930.0, + "cts__design__instance__area": 599477, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 599477, + "cts__design__instance__count": 18237, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 151, + "cts__design__instance__count__stdcell": 18237, + "cts__design__instance__displacement__max": 28.56, + "cts__design__instance__displacement__mean": 0.6335, + "cts__design__instance__displacement__total": 11556.9, + "cts__design__instance__utilization": 0.45488, + "cts__design__instance__utilization__stdcell": 0.45488, + "cts__design__io": 390, + "cts__design__nets": 17438, + "cts__design__rows": 382, + "cts__design__rows__GF018hv5v_green_sc9": 128, + "cts__design__rows__GF018hv5v_mcu_sc7": 127, + "cts__design__rows__sc9sc7": 127, + "cts__design__sites": 786538, + "cts__design__sites__GF018hv5v_green_sc9": 263552, + "cts__design__sites__GF018hv5v_mcu_sc7": 261493, + "cts__design__sites__sc9sc7": 261493, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 15406600.0, + "cts__dpl__hpwl__delta__percent": 1, + "cts__elapsed_seconds": 36.72, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 327388.0, + "cts__power__internal__total": 5.67757, + "cts__power__leakage__total": 4.27592e-06, + "cts__power__switching__total": 5.31365, + "cts__power__total": 10.9912, + "cts__route__wirelength__estimated": 1128040.0, + "cts__runtime__total": "0:36.72", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.861951, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.423512, + "cts__timing__drv__setup_violation_count": 163, + "cts__timing__fmax": 261980000.0, + "cts__timing__fmax__clock__clk": 261980000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.54365, + "cts__timing__setup__tns": -121.496, + "cts__timing__setup__ws": -0.81709, + "cts__utilizatin__before__dpl": 45.488, + "design__io__hpwl": 313281885, + "detailedplace__cpu__total": 4.2, + "detailedplace__design__core__area": 1317880.0, + "detailedplace__design__die__area": 1339930.0, + "detailedplace__design__instance__area": 570866, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 570866, + "detailedplace__design__instance__count": 18006, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 18006, + "detailedplace__design__instance__displacement__max": 60.352, + "detailedplace__design__instance__displacement__mean": 5.2055, + "detailedplace__design__instance__displacement__total": 93738.1, + "detailedplace__design__instance__utilization": 0.433171, + "detailedplace__design__instance__utilization__stdcell": 0.433171, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 17235, + "detailedplace__design__rows": 382, + "detailedplace__design__rows__GF018hv5v_green_sc9": 128, + "detailedplace__design__rows__GF018hv5v_mcu_sc7": 127, + "detailedplace__design__rows__sc9sc7": 127, + "detailedplace__design__sites": 786538, + "detailedplace__design__sites__GF018hv5v_green_sc9": 263552, + "detailedplace__design__sites__GF018hv5v_mcu_sc7": 261493, + "detailedplace__design__sites__sc9sc7": 261493, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 160012000.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 3.11, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 291464.0, + "detailedplace__power__internal__total": 5.41016, + "detailedplace__power__leakage__total": 4.10536e-06, + "detailedplace__power__switching__total": 5.08354, + "detailedplace__power__total": 10.4937, + "detailedplace__route__wirelength__estimated": 1088250.0, + "detailedplace__runtime__total": "0:03.11", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.861748, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.42412, + "detailedplace__timing__drv__setup_violation_count": 164, + "detailedplace__timing__fmax": 213153000.0, + "detailedplace__timing__fmax__clock__clk": 213153000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.547586, + "detailedplace__timing__setup__tns": -155.387, + "detailedplace__timing__setup__ws": -1.69147, + "detailedplace__utilizatin__before__dpl": 43.3171, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 3, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 9, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 9.174e-06, + "detailedroute__global_route__fastroute__finalization_s": 3.5473e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 1.7867e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.000830154, + "detailedroute__global_route__fastroute__new_route_l_s": 1.271e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, + "detailedroute__global_route__fastroute__route_l_s": 6.42e-06, + "detailedroute__global_route__fastroute__route_z_s": 1.422e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 4.106e-06, + "detailedroute__global_route__vias": 11, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 1, + "detailedroute__route__drc_errors__iter__1": 1, + "detailedroute__route__drc_errors__iter__2": 1, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 17650, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 113989, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 113989, + "detailedroute__route__wirelength": 1289958, + "detailedroute__route__wirelength__iter__0": 1289955, + "detailedroute__route__wirelength__iter__1": 1289957, + "detailedroute__route__wirelength__iter__2": 1289957, + "detailedroute__route__wirelength__iter__3": 1289958, + "detailedroute__route__wirelength__iter__4": 1289941, + "detailedroute__utilizatin__before__dpl": 47.8928, + "finish__clock__skew__hold": 0.146367, + "finish__clock__skew__setup": 0.104204, + "finish__cpu__total": 17.98, + "finish__design__core__area": 1317880.0, + "finish__design__die__area": 1339930.0, + "finish__design__instance__area": 631170, + "finish__design__instance__area__class__antenna_cell": 39.5136, + "finish__design__instance__area__class__clock_buffer": 7093, + "finish__design__instance__area__class__clock_inverter": 708.109, + "finish__design__instance__area__class__endcap_cell": 1445.07, + "finish__design__instance__area__class__inverter": 19734.2, + "finish__design__instance__area__class__multi_input_combinational_cell": 389884, + "finish__design__instance__area__class__sequential_cell": 41884.1, + "finish__design__instance__area__class__tap_cell": 4391.65, + "finish__design__instance__area__class__timing_repair_buffer": 165945, + "finish__design__instance__area__class__timing_repair_inverter": 45.1584, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 631170, + "finish__design__instance__count": 18458, + "finish__design__instance__count__class__antenna_cell": 7, + "finish__design__instance__count__class__clock_buffer": 44, + "finish__design__instance__count__class__clock_inverter": 18, + "finish__design__instance__count__class__endcap_cell": 256, + "finish__design__instance__count__class__inverter": 1016, + "finish__design__instance__count__class__multi_input_combinational_cell": 13062, + "finish__design__instance__count__class__sequential_cell": 562, + "finish__design__instance__count__class__tap_cell": 778, + "finish__design__instance__count__class__timing_repair_buffer": 2713, + "finish__design__instance__count__class__timing_repair_inverter": 2, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 18458, + "finish__design__instance__utilization": 0.478928, + "finish__design__instance__utilization__stdcell": 0.478928, + "finish__design__io": 390, + "finish__design__nets": 17652, + "finish__design__rows": 382, + "finish__design__rows__GF018hv5v_green_sc9": 128, + "finish__design__rows__GF018hv5v_mcu_sc7": 127, + "finish__design__rows__sc9sc7": 127, + "finish__design__sites": 786538, + "finish__design__sites__GF018hv5v_green_sc9": 263552, + "finish__design__sites__GF018hv5v_mcu_sc7": 261493, + "finish__design__sites__sc9sc7": 261493, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49715, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00267072, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00435, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00414313, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49565, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00414313, + "finish__elapsed_seconds": 15.45, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 654680.0, + "finish__power__internal__total": 6.01797, + "finish__power__leakage__total": 4.44638e-06, + "finish__power__switching__total": 5.80765, + "finish__power__total": 11.8256, + "finish__runtime__total": "0:15.45", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.812429, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.402246, + "finish__timing__drv__setup_violation_count": 163, + "finish__timing__fmax": 253432000.0, + "finish__timing__fmax__clock__clk": 253432000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.542752, + "finish__timing__setup__tns": -129.516, + "finish__timing__setup__ws": -0.945826, + "finish__timing__wns_percent_delay": -21.13614, + "finish_merge__cpu__total": 5.66, + "finish_merge__elapsed_seconds": 5.76, + "finish_merge__mem__peak": 524824.0, + "finish_merge__runtime__total": "0:05.76", + "floorplan__cpu__total": 36.68, + "floorplan__design__core__area": 1317880.0, + "floorplan__design__die__area": 1339930.0, + "floorplan__design__instance__area": 412787, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 412787, + "floorplan__design__instance__count": 15341, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 15341, + "floorplan__design__instance__utilization": 0.313221, + "floorplan__design__instance__utilization__stdcell": 0.313221, + "floorplan__design__io": 388, + "floorplan__design__nets": 15602, + "floorplan__design__rows": 382, + "floorplan__design__rows__GF018hv5v_green_sc9": 128, + "floorplan__design__rows__GF018hv5v_mcu_sc7": 127, + "floorplan__design__rows__sc9sc7": 127, + "floorplan__design__sites": 786538, + "floorplan__design__sites__GF018hv5v_green_sc9": 263552, + "floorplan__design__sites__GF018hv5v_mcu_sc7": 261493, + "floorplan__design__sites__sc9sc7": 261493, + "floorplan__elapsed_seconds": 23.14, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 234716.0, + "floorplan__power__internal__total": 3.51005, + "floorplan__power__leakage__total": 3.21659e-06, + "floorplan__power__switching__total": 2.89465, + "floorplan__power__total": 6.40471, + "floorplan__runtime__total": "0:23.14", + "floorplan__timing__fmax": 303728000.0, + "floorplan__timing__fmax__clock__clk": 303728000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.488805, + "floorplan__timing__setup__tns": -36.4269, + "floorplan__timing__setup__ws": -0.292415, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 226.01, + "globalplace__design__core__area": 1317880.0, + "globalplace__design__die__area": 1339930.0, + "globalplace__design__instance__area": 527135, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 527135, + "globalplace__design__instance__count": 18006, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 18006, + "globalplace__design__instance__utilization": 0.399987, + "globalplace__design__instance__utilization__stdcell": 0.399987, + "globalplace__design__io": 390, + "globalplace__design__nets": 17235, + "globalplace__design__rows": 382, + "globalplace__design__rows__GF018hv5v_green_sc9": 128, + "globalplace__design__rows__GF018hv5v_mcu_sc7": 127, + "globalplace__design__rows__sc9sc7": 127, + "globalplace__design__sites": 786538, + "globalplace__design__sites__GF018hv5v_green_sc9": 263552, + "globalplace__design__sites__GF018hv5v_mcu_sc7": 261493, + "globalplace__design__sites__sc9sc7": 261493, + "globalplace__elapsed_seconds": 15.63, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 438340.0, + "globalplace__power__internal__total": 4.82336, + "globalplace__power__leakage__total": 4.10507e-06, + "globalplace__power__switching__total": 4.54088, + "globalplace__power__total": 9.36424, + "globalplace__runtime__total": "0:15.63", + "globalplace__timing__fmax": 214854000.0, + "globalplace__timing__fmax__clock__clk": 214854000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.5438, + "globalplace__timing__setup__tns": -155.596, + "globalplace__timing__setup__ws": -1.65432, + "globalplace_io__cpu__total": 0.87, + "globalplace_io__elapsed_seconds": 0.91, + "globalplace_io__mem__peak": 204308.0, + "globalplace_io__runtime__total": "0:00.91", + "globalplace_skip_io__cpu__total": 55.08, + "globalplace_skip_io__elapsed_seconds": 2.61, + "globalplace_skip_io__mem__peak": 219116.0, + "globalplace_skip_io__runtime__total": "0:02.61", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 4, + "globalroute__clock__skew__hold": 0.130084, + "globalroute__clock__skew__setup": 0.077943, + "globalroute__cpu__total": 1427.24, + "globalroute__design__core__area": 1317880.0, + "globalroute__design__die__area": 1339930.0, + "globalroute__design__instance__area": 631153, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 631153, + "globalroute__design__instance__count": 18455, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 199, + "globalroute__design__instance__count__stdcell": 18455, + "globalroute__design__instance__displacement__max": 28, + "globalroute__design__instance__displacement__mean": 0.994, + "globalroute__design__instance__displacement__total": 18341.7, + "globalroute__design__instance__utilization": 0.478916, + "globalroute__design__instance__utilization__stdcell": 0.478916, + "globalroute__design__io": 390, + "globalroute__design__nets": 17652, + "globalroute__design__rows": 382, + "globalroute__design__rows__GF018hv5v_green_sc9": 128, + "globalroute__design__rows__GF018hv5v_mcu_sc7": 127, + "globalroute__design__rows__sc9sc7": 127, + "globalroute__design__sites": 786538, + "globalroute__design__sites__GF018hv5v_green_sc9": 263552, + "globalroute__design__sites__GF018hv5v_mcu_sc7": 261493, + "globalroute__design__sites__sc9sc7": 261493, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 26459000.0, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 142.04, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 11, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 1.5934e-05, + "globalroute__global_route__fastroute__finalization_s": 0.00673636, + "globalroute__global_route__fastroute__initial_rsmt_s": 2.2354e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00440323, + "globalroute__global_route__fastroute__new_route_l_s": 5.057e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.7e-07, + "globalroute__global_route__fastroute__route_l_s": 1.4322e-05, + "globalroute__global_route__fastroute__route_z_s": 4.426e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 7.411e-06, + "globalroute__global_route__vias": 18, + "globalroute__global_route__wirelength": 1749526, + "globalroute__mem__peak": 753020.0, + "globalroute__power__internal__total": 6.02333, + "globalroute__power__leakage__total": 4.44615e-06, + "globalroute__power__switching__total": 5.93928, + "globalroute__power__total": 11.9626, + "globalroute__route__net": 17436, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 1154160.0, + "globalroute__runtime__total": "2:22.04", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.809132, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.400332, + "globalroute__timing__drv__setup_violation_count": 163, + "globalroute__timing__fmax": 253178000.0, + "globalroute__timing__fmax__clock__clk": 253178000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.551471, + "globalroute__timing__setup__tns": -134.057, + "globalroute__timing__setup__ws": -0.949789, + "globalroute__utilizatin__before__dpl": 47.8916, + "placeopt__cpu__total": 4.8, + "placeopt__design__core__area": 1317880.0, + "placeopt__design__die__area": 1339930.0, + "placeopt__design__instance__area": 527135, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 527135, + "placeopt__design__instance__count": 18006, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 18006, + "placeopt__design__instance__utilization": 0.399987, + "placeopt__design__instance__utilization__stdcell": 0.399987, + "placeopt__design__io": 390, + "placeopt__design__nets": 17235, + "placeopt__design__rows": 382, + "placeopt__design__rows__GF018hv5v_green_sc9": 128, + "placeopt__design__rows__GF018hv5v_mcu_sc7": 127, + "placeopt__design__rows__sc9sc7": 127, + "placeopt__design__sites": 786538, + "placeopt__design__sites__GF018hv5v_green_sc9": 263552, + "placeopt__design__sites__GF018hv5v_mcu_sc7": 261493, + "placeopt__design__sites__sc9sc7": 261493, + "placeopt__elapsed_seconds": 3.33, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 254852.0, + "placeopt__power__internal__total": 4.82336, + "placeopt__power__leakage__total": 4.10507e-06, + "placeopt__power__switching__total": 4.54088, + "placeopt__power__total": 9.36424, + "placeopt__runtime__total": "0:03.33", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.774492, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.492696, + "placeopt__timing__drv__setup_violation_count": 165, + "placeopt__timing__fmax": 214854000.0, + "placeopt__timing__fmax__clock__clk": 214854000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.5438, + "placeopt__timing__setup__tns": -155.596, + "placeopt__timing__setup__ws": -1.65432, + "run__flow__design": "aes-hybrid", + "run__flow__generate_date": "2026-06-17 07:42", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "bbe5697f-1a02-4661-8968-c48f262fe216", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "cb76090294d41168eff7dddd95f901bb5e9fd698", + "synth__cpu__total": 13.35, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 399207, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 399207, + "synth__design__instance__count": 15341, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 15341, + "synth__design__io": 388, + "synth__design__nets": 15602, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 13.51, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 502720.0, + "synth__netlist__hash": "26133b8cad5c107df83894f1aa7b5596148c932d", + "synth__runtime__total": "0:13.51", + "total_elapsed_seconds": 262.21, + "total_time": "0:04:22.210000" +} \ No newline at end of file diff --git a/flow/designs/gf180/aes/metadata-base-ok.json b/flow/designs/gf180/aes/metadata-base-ok.json new file mode 100644 index 0000000000..f098613dc2 --- /dev/null +++ b/flow/designs/gf180/aes/metadata-base-ok.json @@ -0,0 +1,510 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 3.0000", + "vclk_clk: 3.0000" + ], + "cts__clock__skew__hold": 0.144093, + "cts__clock__skew__setup": 0.0731931, + "cts__cpu__total": 129.95, + "cts__design__core__area": 992483, + "cts__design__die__area": 1008080.0, + "cts__design__instance__area": 685423, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 685423, + "cts__design__instance__count": 19629, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 252, + "cts__design__instance__count__stdcell": 19629, + "cts__design__instance__displacement__max": 40.32, + "cts__design__instance__displacement__mean": 0.8515, + "cts__design__instance__displacement__total": 16715.1, + "cts__design__instance__utilization": 0.690614, + "cts__design__instance__utilization__stdcell": 0.690614, + "cts__design__io": 390, + "cts__design__nets": 18476, + "cts__design__rows": 197, + "cts__design__rows__GF018hv5v_green_sc9": 197, + "cts__design__sites": 351645, + "cts__design__sites__GF018hv5v_green_sc9": 351645, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 28252400.0, + "cts__dpl__hpwl__delta__percent": 1, + "cts__elapsed_seconds": 65.27, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 382416.0, + "cts__power__internal__total": 6.73033, + "cts__power__leakage__total": 4.35745e-06, + "cts__power__switching__total": 5.95702, + "cts__power__total": 12.6874, + "cts__route__wirelength__estimated": 977366, + "cts__runtime__total": "1:05.27", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.89091, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.452512, + "cts__timing__drv__setup_violation_count": 160, + "cts__timing__fmax": 274799000.0, + "cts__timing__fmax__clock__clk": 274799000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.429392, + "cts__timing__setup__tns": -82.3868, + "cts__timing__setup__ws": -0.63902, + "cts__utilizatin__before__dpl": 69.0614, + "design__io__hpwl": 266194280, + "design__violations": 0, + "detailedplace__cpu__total": 10.89, + "detailedplace__design__core__area": 992483, + "detailedplace__design__die__area": 1008080.0, + "detailedplace__design__instance__area": 649127, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 649127, + "detailedplace__design__instance__count": 19296, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 19296, + "detailedplace__design__instance__displacement__max": 36.8755, + "detailedplace__design__instance__displacement__mean": 4.684, + "detailedplace__design__instance__displacement__total": 90385.9, + "detailedplace__design__instance__utilization": 0.654043, + "detailedplace__design__instance__utilization__stdcell": 0.654043, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 18170, + "detailedplace__design__rows": 197, + "detailedplace__design__rows__GF018hv5v_green_sc9": 197, + "detailedplace__design__sites": 351645, + "detailedplace__design__sites__GF018hv5v_green_sc9": 351645, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 148017000.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 8.59, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 257836.0, + "detailedplace__power__internal__total": 6.35483, + "detailedplace__power__leakage__total": 4.14849e-06, + "detailedplace__power__switching__total": 5.68587, + "detailedplace__power__total": 12.0407, + "detailedplace__route__wirelength__estimated": 975431, + "detailedplace__runtime__total": "0:08.59", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.891051, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.454262, + "detailedplace__timing__drv__setup_violation_count": 160, + "detailedplace__timing__fmax": 265794000.0, + "detailedplace__timing__fmax__clock__clk": 265794000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.465449, + "detailedplace__timing__setup__tns": -96.3354, + "detailedplace__timing__setup__ws": -0.913486, + "detailedplace__utilizatin__before__dpl": 65.4043, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 1, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 9, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.203e-05, + "detailedroute__global_route__fastroute__finalization_s": 4.204e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 3.858e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00190452, + "detailedroute__global_route__fastroute__new_route_l_s": 1.26e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.1e-07, + "detailedroute__global_route__fastroute__route_l_s": 2.546e-05, + "detailedroute__global_route__fastroute__route_z_s": 5.03e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.32e-06, + "detailedroute__global_route__vias": 5, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 9, + "detailedroute__route__drc_errors__iter__1": 1, + "detailedroute__route__drc_errors__iter__2": 1, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 18712, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 118295, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 118295, + "detailedroute__route__wirelength": 1126481, + "detailedroute__route__wirelength__iter__0": 1126493, + "detailedroute__route__wirelength__iter__1": 1126495, + "detailedroute__route__wirelength__iter__2": 1126495, + "detailedroute__route__wirelength__iter__3": 1126481, + "detailedroute__route__wirelength__iter__4": 1126481, + "detailedroute__utilizatin__before__dpl": 71.0506, + "finish__clock__skew__hold": 0.176813, + "finish__clock__skew__setup": 0.105847, + "finish__cpu__total": 27.14, + "finish__design__core__area": 992483, + "finish__design__die__area": 1008080.0, + "finish__design__instance__area": 705165, + "finish__design__instance__area__class__antenna_cell": 5.6448, + "finish__design__instance__area__class__clock_buffer": 6615.71, + "finish__design__instance__area__class__clock_inverter": 1078.16, + "finish__design__instance__area__class__endcap_cell": 2224.05, + "finish__design__instance__area__class__fill_cell": 287317, + "finish__design__instance__area__class__inverter": 21941.3, + "finish__design__instance__area__class__multi_input_combinational_cell": 439959, + "finish__design__instance__area__class__sequential_cell": 48954.5, + "finish__design__instance__area__class__tap_cell": 5616.58, + "finish__design__instance__area__class__timing_repair_buffer": 178771, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 705165, + "finish__design__instance__count": 39978, + "finish__design__instance__count__class__antenna_cell": 1, + "finish__design__instance__count__class__clock_buffer": 41, + "finish__design__instance__count__class__clock_inverter": 17, + "finish__design__instance__count__class__endcap_cell": 394, + "finish__design__instance__count__class__fill_cell": 20110, + "finish__design__instance__count__class__inverter": 1025, + "finish__design__instance__count__class__multi_input_combinational_cell": 12995, + "finish__design__instance__count__class__sequential_cell": 562, + "finish__design__instance__count__class__tap_cell": 995, + "finish__design__instance__count__class__timing_repair_buffer": 3838, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 19868, + "finish__design__instance__utilization": 0.710506, + "finish__design__instance__utilization__stdcell": 0.710506, + "finish__design__io": 390, + "finish__design__nets": 18714, + "finish__design__rows": 197, + "finish__design__rows__GF018hv5v_green_sc9": 197, + "finish__design__sites": 351645, + "finish__design__sites__GF018hv5v_green_sc9": 351645, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49652, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00345647, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00542827, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00516484, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49457, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00516484, + "finish__elapsed_seconds": 22.06, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 647828.0, + "finish__power__internal__total": 6.972, + "finish__power__leakage__total": 5.68942e-06, + "finish__power__switching__total": 6.36644, + "finish__power__total": 13.3385, + "finish__runtime__total": "0:22.06", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.878566, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.44255, + "finish__timing__drv__setup_violation_count": 163, + "finish__timing__fmax": 265407000.0, + "finish__timing__fmax__clock__clk": 265407000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.439321, + "finish__timing__setup__tns": -95.7072, + "finish__timing__setup__ws": -0.767801, + "finish__timing__wns_percent_delay": -17.527279, + "finish_merge__cpu__total": 9.62, + "finish_merge__elapsed_seconds": 9.97, + "finish_merge__mem__peak": 545544.0, + "finish_merge__runtime__total": "0:09.97", + "floorplan__cpu__total": 81.82, + "floorplan__design__core__area": 992483, + "floorplan__design__die__area": 1008080.0, + "floorplan__design__instance__area": 521771, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 521771, + "floorplan__design__instance__count": 15310, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 15310, + "floorplan__design__instance__utilization": 0.525723, + "floorplan__design__instance__utilization__stdcell": 0.525723, + "floorplan__design__io": 388, + "floorplan__design__nets": 15571, + "floorplan__design__rows": 197, + "floorplan__design__rows__GF018hv5v_green_sc9": 197, + "floorplan__design__sites": 351645, + "floorplan__design__sites__GF018hv5v_green_sc9": 351645, + "floorplan__elapsed_seconds": 42.92, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 201708.0, + "floorplan__power__internal__total": 5.02407, + "floorplan__power__leakage__total": 3.34055e-06, + "floorplan__power__switching__total": 4.10993, + "floorplan__power__total": 9.13401, + "floorplan__runtime__total": "0:42.92", + "floorplan__timing__fmax": 302836000.0, + "floorplan__timing__fmax__clock__clk": 302836000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.398631, + "floorplan__timing__setup__tns": -30.2516, + "floorplan__timing__setup__ws": -0.302118, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 299.56, + "globalplace__design__core__area": 992483, + "globalplace__design__die__area": 1008080.0, + "globalplace__design__instance__area": 649127, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 649127, + "globalplace__design__instance__count": 19296, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 19296, + "globalplace__design__instance__utilization": 0.654043, + "globalplace__design__instance__utilization__stdcell": 0.654043, + "globalplace__design__io": 390, + "globalplace__design__nets": 18170, + "globalplace__design__rows": 197, + "globalplace__design__rows__GF018hv5v_green_sc9": 197, + "globalplace__design__sites": 351645, + "globalplace__design__sites__GF018hv5v_green_sc9": 351645, + "globalplace__elapsed_seconds": 21.65, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 412216.0, + "globalplace__power__internal__total": 6.35648, + "globalplace__power__leakage__total": 4.14849e-06, + "globalplace__power__switching__total": 5.67036, + "globalplace__power__total": 12.0268, + "globalplace__runtime__total": "0:21.65", + "globalplace__timing__fmax": 264558000.0, + "globalplace__timing__fmax__clock__clk": 264558000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.463525, + "globalplace__timing__setup__tns": -94.4031, + "globalplace__timing__setup__ws": -0.944095, + "globalplace_io__cpu__total": 0.77, + "globalplace_io__elapsed_seconds": 0.85, + "globalplace_io__mem__peak": 173880.0, + "globalplace_io__runtime__total": "0:00.85", + "globalplace_skip_io__cpu__total": 54.59, + "globalplace_skip_io__elapsed_seconds": 2.66, + "globalplace_skip_io__mem__peak": 187072.0, + "globalplace_skip_io__runtime__total": "0:02.66", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.143918, + "globalroute__clock__skew__setup": 0.0734249, + "globalroute__cpu__total": 1005.14, + "globalroute__design__core__area": 992483, + "globalroute__design__die__area": 1008080.0, + "globalroute__design__instance__area": 705160, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 705160, + "globalroute__design__instance__count": 19867, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 224, + "globalroute__design__instance__count__stdcell": 19867, + "globalroute__design__instance__displacement__max": 47.04, + "globalroute__design__instance__displacement__mean": 0.6985, + "globalroute__design__instance__displacement__total": 13884.6, + "globalroute__design__instance__utilization": 0.710501, + "globalroute__design__instance__utilization__stdcell": 0.710501, + "globalroute__design__io": 390, + "globalroute__design__nets": 18714, + "globalroute__design__rows": 197, + "globalroute__design__rows__GF018hv5v_green_sc9": 197, + "globalroute__design__sites": 351645, + "globalroute__design__sites__GF018hv5v_green_sc9": 351645, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 25970100.0, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 93.68, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 11, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0135472, + "globalroute__global_route__fastroute__finalization_s": 0.24156, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00725345, + "globalroute__global_route__fastroute__monotonic_s": 0.0133616, + "globalroute__global_route__fastroute__new_route_l_s": 0.00372065, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.0101743, + "globalroute__global_route__fastroute__route_l_s": 0.00568524, + "globalroute__global_route__fastroute__route_z_s": 0.00034944, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00450128, + "globalroute__global_route__vias": 27633, + "globalroute__global_route__wirelength": 1561492, + "globalroute__mem__peak": 694520.0, + "globalroute__power__internal__total": 6.96521, + "globalroute__power__leakage__total": 4.47306e-06, + "globalroute__power__switching__total": 6.49693, + "globalroute__power__total": 13.4621, + "globalroute__route__net": 18474, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 998755, + "globalroute__runtime__total": "1:33.68", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.884749, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.430029, + "globalroute__timing__drv__setup_violation_count": 162, + "globalroute__timing__fmax": 268372000.0, + "globalroute__timing__fmax__clock__clk": 268372000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.435625, + "globalroute__timing__setup__tns": -100.514, + "globalroute__timing__setup__ws": -0.726166, + "globalroute__utilizatin__before__dpl": 71.0501, + "placeopt__cpu__total": 7.05, + "placeopt__design__core__area": 992483, + "placeopt__design__die__area": 1008080.0, + "placeopt__design__instance__area": 649127, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 649127, + "placeopt__design__instance__count": 19296, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 19296, + "placeopt__design__instance__utilization": 0.654043, + "placeopt__design__instance__utilization__stdcell": 0.654043, + "placeopt__design__io": 390, + "placeopt__design__nets": 18170, + "placeopt__design__rows": 197, + "placeopt__design__rows__GF018hv5v_green_sc9": 197, + "placeopt__design__sites": 351645, + "placeopt__design__sites__GF018hv5v_green_sc9": 351645, + "placeopt__elapsed_seconds": 4.51, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 227164.0, + "placeopt__power__internal__total": 6.35648, + "placeopt__power__leakage__total": 4.14849e-06, + "placeopt__power__switching__total": 5.67036, + "placeopt__power__total": 12.0268, + "placeopt__runtime__total": "0:04.51", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.885945, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.457412, + "placeopt__timing__drv__setup_violation_count": 160, + "placeopt__timing__fmax": 264558000.0, + "placeopt__timing__fmax__clock__clk": 264558000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.463525, + "placeopt__timing__setup__tns": -94.4031, + "placeopt__timing__setup__ws": -0.944095, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 07:55", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "6b78a8ed-416c-4c79-b74b-6521bafcf233", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "81caafe3373a66c19b1d410499aa01b986fb035f", + "synth__cpu__total": 17.35, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 500030, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 500030, + "synth__design__instance__count": 15310, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 15310, + "synth__design__io": 388, + "synth__design__nets": 15571, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 17.83, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 498136.0, + "synth__netlist__hash": "1a64bcfb75a7d6b9ff2e80afe7eb59cafe6281f0", + "synth__runtime__total": "0:17.83", + "total_elapsed_seconds": 289.99, + "total_time": "0:04:49.990000" +} \ No newline at end of file diff --git a/flow/designs/gf180/ibex/metadata-base-ok.json b/flow/designs/gf180/ibex/metadata-base-ok.json new file mode 100644 index 0000000000..2e209fe00b --- /dev/null +++ b/flow/designs/gf180/ibex/metadata-base-ok.json @@ -0,0 +1,534 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 10.0000", + "vclk_core_clock: 10.0000" + ], + "cts__clock__skew__hold": 0.126066, + "cts__clock__skew__setup": 0.126066, + "cts__cpu__total": 34.89, + "cts__design__core__area": 1280240.0, + "cts__design__die__area": 1291030.0, + "cts__design__instance__area": 649827, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 649827, + "cts__design__instance__count": 13874, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 3, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 13874, + "cts__design__instance__displacement__max": 10.08, + "cts__design__instance__displacement__mean": 0.0015, + "cts__design__instance__displacement__total": 26.263, + "cts__design__instance__utilization": 0.507582, + "cts__design__instance__utilization__stdcell": 0.507582, + "cts__design__io": 266, + "cts__design__nets": 12959, + "cts__design__rows": 224, + "cts__design__rows__GF018hv5v_green_sc9": 224, + "cts__design__sites": 453600, + "cts__design__sites__GF018hv5v_green_sc9": 453600, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 99599, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 11.36, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0066": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 310820.0, + "cts__power__internal__total": 0.436445, + "cts__power__leakage__total": 3.91817e-06, + "cts__power__switching__total": 0.220745, + "cts__power__total": 0.657193, + "cts__route__wirelength__estimated": 876938, + "cts__runtime__total": "0:11.36", + "cts__timing__drv__hold_violation_count": 1, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.604459, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.398245, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 106362000.0, + "cts__timing__fmax__clock__core_clock": 100628000.0, + "cts__timing__fmax__clock__vclk_core_clock": 106362000.0, + "cts__timing__hold__tns": -0.894392, + "cts__timing__hold__ws": -0.894392, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0, + "cts__utilizatin__before__dpl": 50.7582, + "design__io__hpwl": 161747033, + "design__violations": 0, + "detailedplace__cpu__total": 13.82, + "detailedplace__design__core__area": 1280240.0, + "detailedplace__design__die__area": 1291030.0, + "detailedplace__design__instance__area": 630928, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 630928, + "detailedplace__design__instance__count": 13724, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 13724, + "detailedplace__design__instance__displacement__max": 27.4255, + "detailedplace__design__instance__displacement__mean": 4.6055, + "detailedplace__design__instance__displacement__total": 63208.4, + "detailedplace__design__instance__utilization": 0.49282, + "detailedplace__design__instance__utilization__stdcell": 0.49282, + "detailedplace__design__io": 266, + "detailedplace__design__nets": 12871, + "detailedplace__design__rows": 224, + "detailedplace__design__rows__GF018hv5v_green_sc9": 224, + "detailedplace__design__sites": 453600, + "detailedplace__design__sites__GF018hv5v_green_sc9": 453600, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 132285000.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 8.31, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 273616.0, + "detailedplace__power__internal__total": 0.183863, + "detailedplace__power__leakage__total": 3.80853e-06, + "detailedplace__power__switching__total": 0.0649636, + "detailedplace__power__total": 0.24883, + "detailedplace__route__wirelength__estimated": 866255, + "detailedplace__runtime__total": "0:08.31", + "detailedplace__timing__drv__hold_violation_count": 1, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.604589, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.398731, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 106561000.0, + "detailedplace__timing__fmax__clock__core_clock": 100885000.0, + "detailedplace__timing__fmax__clock__vclk_core_clock": 106561000.0, + "detailedplace__timing__hold__tns": -4.70448, + "detailedplace__timing__hold__ws": -4.70448, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0, + "detailedplace__utilizatin__before__dpl": 49.282, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 11, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 28, + "detailedroute__flow__warnings__count__DRT-0120": 18, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 8.2e-06, + "detailedroute__global_route__fastroute__finalization_s": 3.714e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 1.486e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.0019874, + "detailedroute__global_route__fastroute__new_route_l_s": 2.1e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, + "detailedroute__global_route__fastroute__route_l_s": 3.8e-06, + "detailedroute__global_route__fastroute__route_z_s": 3.1e-07, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.09e-06, + "detailedroute__global_route__vias": 6, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 18, + "detailedroute__route__drc_errors__iter__1": 0, + "detailedroute__route__drc_errors__iter__2": 17, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 12957, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 102494, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 102494, + "detailedroute__route__wirelength": 1160537, + "detailedroute__route__wirelength__iter__0": 1160526, + "detailedroute__route__wirelength__iter__1": 1160537, + "detailedroute__route__wirelength__iter__2": 1160599, + "detailedroute__route__wirelength__iter__3": 1160533, + "detailedroute__route__wirelength__iter__4": 1160523, + "detailedroute__utilizatin__before__dpl": 50.8309, + "finish__clock__skew__hold": 0.164014, + "finish__clock__skew__setup": 0.163979, + "finish__cpu__total": 41.42, + "finish__design__core__area": 1280240.0, + "finish__design__die__area": 1291030.0, + "finish__design__instance__area": 650758, + "finish__design__instance__area__class__antenna_cell": 62.0928, + "finish__design__instance__area__class__clock_buffer": 17126.3, + "finish__design__instance__area__class__clock_inverter": 1586.19, + "finish__design__instance__area__class__endcap_cell": 2528.87, + "finish__design__instance__area__class__fill_cell": 629483, + "finish__design__instance__area__class__inverter": 6739.89, + "finish__design__instance__area__class__multi_input_combinational_cell": 397442, + "finish__design__instance__area__class__sequential_cell": 183191, + "finish__design__instance__area__class__tap_cell": 7016.49, + "finish__design__instance__area__class__tie_cell": 180.634, + "finish__design__instance__area__class__timing_repair_buffer": 34884.9, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 650758, + "finish__design__instance__count": 36860, + "finish__design__instance__count__class__antenna_cell": 11, + "finish__design__instance__count__class__clock_buffer": 112, + "finish__design__instance__count__class__clock_inverter": 35, + "finish__design__instance__count__class__endcap_cell": 448, + "finish__design__instance__count__class__fill_cell": 22975, + "finish__design__instance__count__class__inverter": 395, + "finish__design__instance__count__class__multi_input_combinational_cell": 8964, + "finish__design__instance__count__class__sequential_cell": 1939, + "finish__design__instance__count__class__tap_cell": 1243, + "finish__design__instance__count__class__tie_cell": 16, + "finish__design__instance__count__class__timing_repair_buffer": 722, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 13885, + "finish__design__instance__utilization": 0.508309, + "finish__design__instance__utilization__stdcell": 0.508309, + "finish__design__io": 266, + "finish__design__nets": 12959, + "finish__design__rows": 224, + "finish__design__rows__GF018hv5v_green_sc9": 224, + "finish__design__sites": 453600, + "finish__design__sites__GF018hv5v_green_sc9": 453600, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49986, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000134845, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000571908, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000515118, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49943, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000515118, + "finish__elapsed_seconds": 23.06, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 671816.0, + "finish__power__internal__total": 0.439081, + "finish__power__leakage__total": 5.31265e-06, + "finish__power__switching__total": 0.230905, + "finish__power__total": 0.669991, + "finish__runtime__total": "0:23.06", + "finish__timing__drv__hold_violation_count": 1, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.572124, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 254, + "finish__timing__drv__max_slew_limit": -0.186827, + "finish__timing__drv__setup_violation_count": 2, + "finish__timing__fmax": 104953000.0, + "finish__timing__fmax__clock__core_clock": 100322000.0, + "finish__timing__fmax__clock__vclk_core_clock": 104953000.0, + "finish__timing__hold__tns": -0.885906, + "finish__timing__hold__ws": -0.885906, + "finish__timing__setup__tns": -0.0657963, + "finish__timing__setup__ws": -0.0389768, + "finish__timing__wns_percent_delay": -0.425811, + "finish_merge__cpu__total": 11.28, + "finish_merge__elapsed_seconds": 11.65, + "finish_merge__mem__peak": 546216.0, + "finish_merge__runtime__total": "0:11.65", + "floorplan__cpu__total": 264.6, + "floorplan__design__core__area": 1280240.0, + "floorplan__design__die__area": 1291030.0, + "floorplan__design__instance__area": 585710, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 585710, + "floorplan__design__instance__count": 11320, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 11320, + "floorplan__design__instance__count__swapped_arithmetic_operator": 2, + "floorplan__design__instance__utilization": 0.4575, + "floorplan__design__instance__utilization__stdcell": 0.4575, + "floorplan__design__io": 264, + "floorplan__design__nets": 12156, + "floorplan__design__rows": 224, + "floorplan__design__rows__GF018hv5v_green_sc9": 224, + "floorplan__design__sites": 453600, + "floorplan__design__sites__GF018hv5v_green_sc9": 453600, + "floorplan__elapsed_seconds": 75.26, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 214472.0, + "floorplan__power__internal__total": 0.177887, + "floorplan__power__leakage__total": 3.50001e-06, + "floorplan__power__switching__total": 0.038415, + "floorplan__power__total": 0.216305, + "floorplan__runtime__total": "1:15.26", + "floorplan__timing__fmax": 105205000.0, + "floorplan__timing__fmax__clock__core_clock": 64046100.0, + "floorplan__timing__fmax__clock__vclk_core_clock": 105205000.0, + "floorplan__timing__hold__tns": -4.70616, + "floorplan__timing__hold__ws": -4.70616, + "floorplan__timing__setup__tns": -5923.13, + "floorplan__timing__setup__ws": -5.61375, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 116.67, + "globalplace__design__core__area": 1280240.0, + "globalplace__design__die__area": 1291030.0, + "globalplace__design__instance__area": 630928, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 630928, + "globalplace__design__instance__count": 13724, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 13724, + "globalplace__design__instance__utilization": 0.49282, + "globalplace__design__instance__utilization__stdcell": 0.49282, + "globalplace__design__io": 266, + "globalplace__design__nets": 12871, + "globalplace__design__rows": 224, + "globalplace__design__rows__GF018hv5v_green_sc9": 224, + "globalplace__design__sites": 453600, + "globalplace__design__sites__GF018hv5v_green_sc9": 453600, + "globalplace__elapsed_seconds": 20.81, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 486568.0, + "globalplace__power__internal__total": 0.183871, + "globalplace__power__leakage__total": 3.80853e-06, + "globalplace__power__switching__total": 0.0642671, + "globalplace__power__total": 0.248141, + "globalplace__runtime__total": "0:20.81", + "globalplace__timing__fmax": 106633000.0, + "globalplace__timing__fmax__clock__core_clock": 101338000.0, + "globalplace__timing__fmax__clock__vclk_core_clock": 106633000.0, + "globalplace__timing__hold__tns": -4.70274, + "globalplace__timing__hold__ws": -4.70274, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0, + "globalplace_io__cpu__total": 0.78, + "globalplace_io__elapsed_seconds": 0.88, + "globalplace_io__mem__peak": 179972.0, + "globalplace_io__runtime__total": "0:00.88", + "globalplace_skip_io__cpu__total": 50.2, + "globalplace_skip_io__elapsed_seconds": 2.56, + "globalplace_skip_io__mem__peak": 195804.0, + "globalplace_skip_io__runtime__total": "0:02.56", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.124879, + "globalroute__clock__skew__setup": 0.12484, + "globalroute__cpu__total": 238.92, + "globalroute__design__core__area": 1280240.0, + "globalroute__design__die__area": 1291030.0, + "globalroute__design__instance__area": 650696, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 650696, + "globalroute__design__instance__count": 13874, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 13874, + "globalroute__design__instance__displacement__max": 5.6, + "globalroute__design__instance__displacement__mean": 0.009, + "globalroute__design__instance__displacement__total": 128.8, + "globalroute__design__instance__utilization": 0.508261, + "globalroute__design__instance__utilization__stdcell": 0.508261, + "globalroute__design__io": 266, + "globalroute__design__nets": 12959, + "globalroute__design__rows": 224, + "globalroute__design__rows__GF018hv5v_green_sc9": 224, + "globalroute__design__sites": 453600, + "globalroute__design__sites__GF018hv5v_green_sc9": 453600, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 226645, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 32.53, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 88, + "globalroute__flow__warnings__count__DRT-0120": 6, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0066": 1, + "globalroute__flow__warnings__count__RSZ-0104": 70, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 7, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00133417, + "globalroute__global_route__fastroute__finalization_s": 0.0252727, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00085938, + "globalroute__global_route__fastroute__monotonic_s": 0.00379032, + "globalroute__global_route__fastroute__new_route_l_s": 0.000281139, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00163392, + "globalroute__global_route__fastroute__route_l_s": 0.00044669, + "globalroute__global_route__fastroute__route_z_s": 2.02e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00034246, + "globalroute__global_route__vias": 1786, + "globalroute__global_route__wirelength": 1533890, + "globalroute__mem__peak": 947196.0, + "globalroute__power__internal__total": 0.438843, + "globalroute__power__leakage__total": 3.92213e-06, + "globalroute__power__switching__total": 0.235149, + "globalroute__power__total": 0.673996, + "globalroute__route__net": 12957, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 877114, + "globalroute__runtime__total": "0:32.53", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 1, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.582486, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.368756, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 104428000.0, + "globalroute__timing__fmax__clock__core_clock": 100089000.0, + "globalroute__timing__fmax__clock__vclk_core_clock": 104428000.0, + "globalroute__timing__hold__tns": -0.851407, + "globalroute__timing__hold__ws": -0.851407, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0, + "globalroute__utilizatin__before__dpl": 50.8261, + "placeopt__cpu__total": 17.43, + "placeopt__design__core__area": 1280240.0, + "placeopt__design__die__area": 1291030.0, + "placeopt__design__instance__area": 630928, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 630928, + "placeopt__design__instance__count": 13724, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 13724, + "placeopt__design__instance__utilization": 0.49282, + "placeopt__design__instance__utilization__stdcell": 0.49282, + "placeopt__design__io": 266, + "placeopt__design__nets": 12871, + "placeopt__design__rows": 224, + "placeopt__design__rows__GF018hv5v_green_sc9": 224, + "placeopt__design__sites": 453600, + "placeopt__design__sites__GF018hv5v_green_sc9": 453600, + "placeopt__elapsed_seconds": 8.67, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 2, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__count__RSZ-0095": 1, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 341836.0, + "placeopt__power__internal__total": 0.183871, + "placeopt__power__leakage__total": 3.80853e-06, + "placeopt__power__switching__total": 0.0642671, + "placeopt__power__total": 0.248141, + "placeopt__runtime__total": "0:08.67", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 1, + "placeopt__timing__drv__hold_violation_count": 1, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.598933, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.411245, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 106633000.0, + "placeopt__timing__fmax__clock__core_clock": 101338000.0, + "placeopt__timing__fmax__clock__vclk_core_clock": 106633000.0, + "placeopt__timing__hold__tns": -4.70274, + "placeopt__timing__hold__ws": -4.70274, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0, + "run__flow__design": "ibex", + "run__flow__generate_date": "2026-06-17 07:55", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "032856f3-04a3-4cbc-b943-52d713bf481a", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "6802b34b5eefcea7ad359fcab4cbfdb147b0b429", + "synth__cpu__total": 42.26, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 578919, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 578919, + "synth__design__instance__count": 11094, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 11094, + "synth__design__io": 264, + "synth__design__nets": 11957, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 42.56, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 117548.0, + "synth__netlist__hash": "57bb58dc8f0a0d1d15f65ef4931851770748c5da", + "synth__runtime__total": "0:42.56", + "total_elapsed_seconds": 237.65, + "total_time": "0:03:57.650000" +} \ No newline at end of file diff --git a/flow/designs/gf180/jpeg/metadata-base-ok.json b/flow/designs/gf180/jpeg/metadata-base-ok.json new file mode 100644 index 0000000000..3e97f3d427 --- /dev/null +++ b/flow/designs/gf180/jpeg/metadata-base-ok.json @@ -0,0 +1,524 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 7.5000", + "vclk_clk: 7.5000" + ], + "cts__clock__skew__hold": 0.12753, + "cts__clock__skew__setup": 0.12753, + "cts__cpu__total": 47.3, + "cts__design__core__area": 4387670.0, + "cts__design__die__area": 4410110.0, + "cts__design__instance__area": 2086320.0, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 2086320.0, + "cts__design__instance__count": 44839, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 44839, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.475495, + "cts__design__instance__utilization__stdcell": 0.475495, + "cts__design__io": 49, + "cts__design__nets": 49288, + "cts__design__rows": 415, + "cts__design__rows__GF018hv5v_green_sc9": 415, + "cts__design__sites": 1554590, + "cts__design__sites__GF018hv5v_green_sc9": 1554590, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 24.57, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 568648.0, + "cts__power__internal__total": 12.767, + "cts__power__leakage__total": 1.19759e-05, + "cts__power__switching__total": 6.59407, + "cts__power__total": 19.3611, + "cts__route__wirelength__estimated": 2112650.0, + "cts__runtime__total": "0:24.57", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.464739, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.403322, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 159395000.0, + "cts__timing__fmax__clock__clk": 159395000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.347311, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 1.2263, + "cts__utilizatin__before__dpl": 47.5495, + "design__io__hpwl": 33279194, + "design__violations": 0, + "detailedplace__cpu__total": 35.43, + "detailedplace__design__core__area": 4387670.0, + "detailedplace__design__die__area": 4410110.0, + "detailedplace__design__instance__area": 2034630.0, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 2034630.0, + "detailedplace__design__instance__count": 44437, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 44437, + "detailedplace__design__instance__displacement__max": 20.656, + "detailedplace__design__instance__displacement__mean": 4.1965, + "detailedplace__design__instance__displacement__total": 186483, + "detailedplace__design__instance__utilization": 0.463715, + "detailedplace__design__instance__utilization__stdcell": 0.463715, + "detailedplace__design__io": 49, + "detailedplace__design__nets": 49066, + "detailedplace__design__rows": 415, + "detailedplace__design__rows__GF018hv5v_green_sc9": 415, + "detailedplace__design__sites": 1554590, + "detailedplace__design__sites__GF018hv5v_green_sc9": 1554590, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 400086000.0, + "detailedplace__dpl__hpwl__delta__percent": 11, + "detailedplace__elapsed_seconds": 23.68, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 550276.0, + "detailedplace__power__internal__total": 12.4073, + "detailedplace__power__leakage__total": 1.16754e-05, + "detailedplace__power__switching__total": 6.30306, + "detailedplace__power__total": 18.7103, + "detailedplace__route__wirelength__estimated": 2083670.0, + "detailedplace__runtime__total": "0:23.68", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.464739, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.40518, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 158965000.0, + "detailedplace__timing__fmax__clock__clk": 158965000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.331286, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 1.20932, + "detailedplace__utilizatin__before__dpl": 46.3715, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 7, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 202, + "detailedroute__flow__warnings__count__DRT-0120": 192, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.523e-05, + "detailedroute__global_route__fastroute__finalization_s": 0.00017015, + "detailedroute__global_route__fastroute__initial_rsmt_s": 2.687e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00166596, + "detailedroute__global_route__fastroute__new_route_l_s": 8.5e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.2e-07, + "detailedroute__global_route__fastroute__route_l_s": 2.491e-05, + "detailedroute__global_route__fastroute__route_z_s": 4.4e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 1.034e-05, + "detailedroute__global_route__vias": 26, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 69, + "detailedroute__route__drc_errors__iter__1": 34, + "detailedroute__route__drc_errors__iter__2": 12, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 49286, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 275333, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 275333, + "detailedroute__route__wirelength": 2497086, + "detailedroute__route__wirelength__iter__0": 2497185, + "detailedroute__route__wirelength__iter__1": 2497204, + "detailedroute__route__wirelength__iter__2": 2497198, + "detailedroute__route__wirelength__iter__3": 2497086, + "detailedroute__route__wirelength__iter__4": 2497172, + "detailedroute__utilizatin__before__dpl": 47.5504, + "finish__clock__skew__hold": 0.131792, + "finish__clock__skew__setup": 0.131792, + "finish__cpu__total": 86.32, + "finish__design__core__area": 4387670.0, + "finish__design__die__area": 4410110.0, + "finish__design__instance__area": 2086350.0, + "finish__design__instance__area__class__antenna_cell": 39.5136, + "finish__design__instance__area__class__clock_buffer": 47055.1, + "finish__design__instance__area__class__clock_inverter": 4628.74, + "finish__design__instance__area__class__endcap_cell": 4685.18, + "finish__design__instance__area__class__fill_cell": 2301320.0, + "finish__design__instance__area__class__inverter": 16776.3, + "finish__design__instance__area__class__multi_input_combinational_cell": 1581160.0, + "finish__design__instance__area__class__sequential_cell": 383070, + "finish__design__instance__area__class__tap_cell": 24712.9, + "finish__design__instance__area__class__tie_cell": 10160.6, + "finish__design__instance__area__class__timing_repair_buffer": 14064, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 2086350.0, + "finish__design__instance__count": 118948, + "finish__design__instance__count__class__antenna_cell": 7, + "finish__design__instance__count__class__clock_buffer": 299, + "finish__design__instance__count__class__clock_inverter": 103, + "finish__design__instance__count__class__endcap_cell": 830, + "finish__design__instance__count__class__fill_cell": 74102, + "finish__design__instance__count__class__inverter": 983, + "finish__design__instance__count__class__multi_input_combinational_cell": 32635, + "finish__design__instance__count__class__sequential_cell": 4513, + "finish__design__instance__count__class__tap_cell": 4378, + "finish__design__instance__count__class__tie_cell": 900, + "finish__design__instance__count__class__timing_repair_buffer": 198, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 44846, + "finish__design__instance__utilization": 0.475504, + "finish__design__instance__utilization__stdcell": 0.475504, + "finish__design__io": 49, + "finish__design__nets": 49288, + "finish__design__rows": 415, + "finish__design__rows__GF018hv5v_green_sc9": 415, + "finish__design__sites": 1554590, + "finish__design__sites__GF018hv5v_green_sc9": 1554590, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.4988, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00119135, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00443369, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00432945, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49557, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00432945, + "finish__elapsed_seconds": 70.08, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 1542064.0, + "finish__power__internal__total": 12.8544, + "finish__power__leakage__total": 1.64735e-05, + "finish__power__switching__total": 6.39613, + "finish__power__total": 19.2506, + "finish__runtime__total": "1:10.08", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.439454, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 143, + "finish__timing__drv__max_slew_limit": -0.347423, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 154741000.0, + "finish__timing__fmax__clock__clk": 154741000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.349173, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 1.03759, + "finish__timing__wns_percent_delay": 13.961812, + "finish_merge__cpu__total": 39.34, + "finish_merge__elapsed_seconds": 39.85, + "finish_merge__mem__peak": 778136.0, + "finish_merge__runtime__total": "0:39.85", + "floorplan__cpu__total": 58.87, + "floorplan__design__core__area": 4387670.0, + "floorplan__design__die__area": 4410110.0, + "floorplan__design__instance__area": 1990930.0, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 1990930.0, + "floorplan__design__instance__count": 39032, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 39032, + "floorplan__design__instance__utilization": 0.453755, + "floorplan__design__instance__utilization__stdcell": 0.453755, + "floorplan__design__io": 47, + "floorplan__design__nets": 48867, + "floorplan__design__rows": 415, + "floorplan__design__rows__GF018hv5v_green_sc9": 415, + "floorplan__design__sites": 1554590, + "floorplan__design__sites__GF018hv5v_green_sc9": 1554590, + "floorplan__elapsed_seconds": 52.94, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 330232.0, + "floorplan__power__internal__total": 14.2255, + "floorplan__power__leakage__total": 1.12744e-05, + "floorplan__power__switching__total": 4.87979, + "floorplan__power__total": 19.1053, + "floorplan__runtime__total": "0:52.94", + "floorplan__timing__fmax": 49588300.0, + "floorplan__timing__fmax__clock__clk": 49588300.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.325871, + "floorplan__timing__setup__tns": -25050.1, + "floorplan__timing__setup__ws": -12.666, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 291.09, + "globalplace__design__core__area": 4387670.0, + "globalplace__design__die__area": 4410110.0, + "globalplace__design__instance__area": 2034630.0, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 2034630.0, + "globalplace__design__instance__count": 44437, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 44437, + "globalplace__design__instance__utilization": 0.463715, + "globalplace__design__instance__utilization__stdcell": 0.463715, + "globalplace__design__io": 49, + "globalplace__design__nets": 49066, + "globalplace__design__rows": 415, + "globalplace__design__rows__GF018hv5v_green_sc9": 415, + "globalplace__design__sites": 1554590, + "globalplace__design__sites__GF018hv5v_green_sc9": 1554590, + "globalplace__elapsed_seconds": 52.47, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 778344.0, + "globalplace__power__internal__total": 12.4093, + "globalplace__power__leakage__total": 1.16754e-05, + "globalplace__power__switching__total": 6.24448, + "globalplace__power__total": 18.6538, + "globalplace__runtime__total": "0:52.47", + "globalplace__timing__fmax": 158968000.0, + "globalplace__timing__fmax__clock__clk": 158968000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.331527, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 1.20945, + "globalplace_io__cpu__total": 1.17, + "globalplace_io__elapsed_seconds": 1.4, + "globalplace_io__mem__peak": 286284.0, + "globalplace_io__runtime__total": "0:01.40", + "globalplace_skip_io__cpu__total": 141.46, + "globalplace_skip_io__elapsed_seconds": 7.47, + "globalplace_skip_io__mem__peak": 346268.0, + "globalplace_skip_io__runtime__total": "0:07.47", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.118908, + "globalroute__clock__skew__setup": 0.118908, + "globalroute__cpu__total": 523.09, + "globalroute__design__core__area": 4387670.0, + "globalroute__design__die__area": 4410110.0, + "globalroute__design__instance__area": 2086320.0, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 2086320.0, + "globalroute__design__instance__count": 44839, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 44839, + "globalroute__design__instance__displacement__max": 0, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0, + "globalroute__design__instance__utilization": 0.475495, + "globalroute__design__instance__utilization__stdcell": 0.475495, + "globalroute__design__io": 49, + "globalroute__design__nets": 49288, + "globalroute__design__rows": 415, + "globalroute__design__rows__GF018hv5v_green_sc9": 415, + "globalroute__design__sites": 1554590, + "globalroute__design__sites__GF018hv5v_green_sc9": 1554590, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 55.95, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 137, + "globalroute__flow__warnings__count__DRT-0120": 48, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0104": 78, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.170114, + "globalroute__global_route__fastroute__finalization_s": 1.41465, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.0815005, + "globalroute__global_route__fastroute__monotonic_s": 0.107046, + "globalroute__global_route__fastroute__new_route_l_s": 0.0404059, + "globalroute__global_route__fastroute__overflow_iterations_s": 5.24737, + "globalroute__global_route__fastroute__route_l_s": 0.0659559, + "globalroute__global_route__fastroute__route_z_s": 0.00713158, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.0510746, + "globalroute__global_route__vias": 334131, + "globalroute__global_route__wirelength": 3540826, + "globalroute__mem__peak": 1681436.0, + "globalroute__power__internal__total": 12.7863, + "globalroute__power__leakage__total": 1.19759e-05, + "globalroute__power__switching__total": 7.18427, + "globalroute__power__total": 19.9706, + "globalroute__route__net": 49286, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 2112650.0, + "globalroute__runtime__total": "0:55.95", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.43489, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.375077, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 155167000.0, + "globalroute__timing__fmax__clock__clk": 155167000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.354974, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 1.05531, + "globalroute__utilizatin__before__dpl": 47.5495, + "placeopt__cpu__total": 32.63, + "placeopt__design__core__area": 4387670.0, + "placeopt__design__die__area": 4410110.0, + "placeopt__design__instance__area": 2034630.0, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 2034630.0, + "placeopt__design__instance__count": 44437, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 44437, + "placeopt__design__instance__utilization": 0.463715, + "placeopt__design__instance__utilization__stdcell": 0.463715, + "placeopt__design__io": 49, + "placeopt__design__nets": 49066, + "placeopt__design__rows": 415, + "placeopt__design__rows__GF018hv5v_green_sc9": 415, + "placeopt__design__sites": 1554590, + "placeopt__design__sites__GF018hv5v_green_sc9": 1554590, + "placeopt__elapsed_seconds": 20.01, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 440512.0, + "placeopt__power__internal__total": 12.4093, + "placeopt__power__leakage__total": 1.16754e-05, + "placeopt__power__switching__total": 6.24448, + "placeopt__power__total": 18.6538, + "placeopt__runtime__total": "0:20.01", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.465863, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.41182, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 158968000.0, + "placeopt__timing__fmax__clock__clk": 158968000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.331527, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 1.20945, + "run__flow__design": "jpeg", + "run__flow__generate_date": "2026-06-17 07:59", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "3572a5d0-3053-421e-808d-eec49897561b", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "aa9bc304dbc45967051276389be2740a43a3bb00", + "synth__cpu__total": 36.77, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 1980770.0, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1980770.0, + "synth__design__instance__count": 38134, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 38134, + "synth__design__io": 47, + "synth__design__nets": 47969, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 34.31, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 387392.0, + "synth__netlist__hash": "06f0c630bca493ed46babc169447150de8b8d6b8", + "synth__runtime__total": "0:34.31", + "total_elapsed_seconds": 382.73, + "total_time": "0:06:22.730000" +} \ No newline at end of file diff --git a/flow/designs/gf180/riscv32i/metadata-base-ok.json b/flow/designs/gf180/riscv32i/metadata-base-ok.json new file mode 100644 index 0000000000..7b80c45053 --- /dev/null +++ b/flow/designs/gf180/riscv32i/metadata-base-ok.json @@ -0,0 +1,533 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 9.0000", + "vclk_clk: 9.0000" + ], + "cts__clock__skew__hold": 0.0284844, + "cts__clock__skew__setup": 0.0284844, + "cts__cpu__total": 110.75, + "cts__design__core__area": 529573, + "cts__design__die__area": 536095, + "cts__design__instance__area": 363426, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 363426, + "cts__design__instance__count": 7618, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 39, + "cts__design__instance__count__stdcell": 7618, + "cts__design__instance__displacement__max": 33.04, + "cts__design__instance__displacement__mean": 0.3635, + "cts__design__instance__displacement__total": 2770.62, + "cts__design__instance__utilization": 0.686264, + "cts__design__instance__utilization__stdcell": 0.686264, + "cts__design__io": 167, + "cts__design__nets": 7018, + "cts__design__rows": 144, + "cts__design__rows__GF018hv5v_green_sc9": 144, + "cts__design__sites": 187632, + "cts__design__sites__GF018hv5v_green_sc9": 187632, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 4321710.0, + "cts__dpl__hpwl__delta__percent": 1, + "cts__elapsed_seconds": 62.0, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 225468.0, + "cts__power__internal__total": 0.245333, + "cts__power__leakage__total": 2.34191e-06, + "cts__power__switching__total": 0.0996722, + "cts__power__total": 0.345008, + "cts__route__wirelength__estimated": 432700, + "cts__runtime__total": "1:02.00", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.84047, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.421939, + "cts__timing__drv__setup_violation_count": 15, + "cts__timing__fmax": 166894000.0, + "cts__timing__fmax__clock__clk": 166894000.0, + "cts__timing__fmax__clock__vclk_clk": 109452000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.305268, + "cts__timing__setup__tns": -0.967094, + "cts__timing__setup__ws": -0.136436, + "cts__utilizatin__before__dpl": 68.6264, + "design__io__hpwl": 128534774, + "design__violations": 0, + "detailedplace__cpu__total": 7.82, + "detailedplace__design__core__area": 529573, + "detailedplace__design__die__area": 536095, + "detailedplace__design__instance__area": 349131, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 349131, + "detailedplace__design__instance__count": 7503, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 7503, + "detailedplace__design__instance__displacement__max": 33.547, + "detailedplace__design__instance__displacement__mean": 4.319, + "detailedplace__design__instance__displacement__total": 32406.8, + "detailedplace__design__instance__utilization": 0.659269, + "detailedplace__design__instance__utilization__stdcell": 0.659269, + "detailedplace__design__io": 167, + "detailedplace__design__nets": 6937, + "detailedplace__design__rows": 144, + "detailedplace__design__rows__GF018hv5v_green_sc9": 144, + "detailedplace__design__sites": 187632, + "detailedplace__design__sites__GF018hv5v_green_sc9": 187632, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 63622300.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 5.47, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 205044.0, + "detailedplace__power__internal__total": 0.192091, + "detailedplace__power__leakage__total": 2.25966e-06, + "detailedplace__power__switching__total": 0.0599825, + "detailedplace__power__total": 0.252076, + "detailedplace__route__wirelength__estimated": 420159, + "detailedplace__runtime__total": "0:05.47", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.846804, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.420979, + "detailedplace__timing__drv__setup_violation_count": 435, + "detailedplace__timing__fmax": 165837000.0, + "detailedplace__timing__fmax__clock__clk": 165837000.0, + "detailedplace__timing__fmax__clock__vclk_clk": 98687700.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.303644, + "detailedplace__timing__setup__tns": -123.299, + "detailedplace__timing__setup__ws": -1.13298, + "detailedplace__utilizatin__before__dpl": 65.9269, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 1, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 10, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 9.54e-06, + "detailedroute__global_route__fastroute__finalization_s": 6.577e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 3.463e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00178084, + "detailedroute__global_route__fastroute__new_route_l_s": 2.19e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.1e-07, + "detailedroute__global_route__fastroute__route_l_s": 1.906e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.51e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 4.34e-06, + "detailedroute__global_route__vias": 8, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 18, + "detailedroute__route__drc_errors__iter__1": 4, + "detailedroute__route__drc_errors__iter__2": 4, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 7051, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 52342, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 52342, + "detailedroute__route__wirelength": 562589, + "detailedroute__route__wirelength__iter__0": 562619, + "detailedroute__route__wirelength__iter__1": 562616, + "detailedroute__route__wirelength__iter__2": 562613, + "detailedroute__route__wirelength__iter__3": 562589, + "detailedroute__route__wirelength__iter__4": 562617, + "detailedroute__utilizatin__before__dpl": 69.2936, + "finish__clock__skew__hold": 0.0308561, + "finish__clock__skew__setup": 0.0308561, + "finish__cpu__total": 19.36, + "finish__design__core__area": 529573, + "finish__design__die__area": 536095, + "finish__design__instance__area": 366960, + "finish__design__instance__area__class__antenna_cell": 5.6448, + "finish__design__instance__area__class__clock_buffer": 8168.03, + "finish__design__instance__area__class__clock_inverter": 818.496, + "finish__design__instance__area__class__endcap_cell": 1625.7, + "finish__design__instance__area__class__fill_cell": 162613, + "finish__design__instance__area__class__inverter": 5577.06, + "finish__design__instance__area__class__multi_input_combinational_cell": 207455, + "finish__design__instance__area__class__sequential_cell": 89774.9, + "finish__design__instance__area__class__tap_cell": 2884.49, + "finish__design__instance__area__class__tie_cell": 33.8688, + "finish__design__instance__area__class__timing_repair_buffer": 50616.9, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 366960, + "finish__design__instance__count": 17121, + "finish__design__instance__count__class__antenna_cell": 1, + "finish__design__instance__count__class__clock_buffer": 55, + "finish__design__instance__count__class__clock_inverter": 22, + "finish__design__instance__count__class__endcap_cell": 288, + "finish__design__instance__count__class__fill_cell": 9467, + "finish__design__instance__count__class__inverter": 315, + "finish__design__instance__count__class__multi_input_combinational_cell": 4377, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__tap_cell": 511, + "finish__design__instance__count__class__tie_cell": 3, + "finish__design__instance__count__class__timing_repair_buffer": 1026, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 7654, + "finish__design__instance__utilization": 0.692936, + "finish__design__instance__utilization__stdcell": 0.692936, + "finish__design__io": 167, + "finish__design__nets": 7053, + "finish__design__rows": 144, + "finish__design__rows__GF018hv5v_green_sc9": 144, + "finish__design__sites": 187632, + "finish__design__sites__GF018hv5v_green_sc9": 187632, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49983, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000173675, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000406931, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000369167, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49959, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000369167, + "finish__elapsed_seconds": 12.36, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 414880.0, + "finish__power__internal__total": 0.24694, + "finish__power__leakage__total": 2.93483e-06, + "finish__power__switching__total": 0.10555, + "finish__power__total": 0.352493, + "finish__runtime__total": "0:12.36", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.830349, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.394485, + "finish__timing__drv__setup_violation_count": 10, + "finish__timing__fmax": 162878000.0, + "finish__timing__fmax__clock__clk": 162878000.0, + "finish__timing__fmax__clock__vclk_clk": 108934000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.305373, + "finish__timing__setup__tns": -1.05331, + "finish__timing__setup__ws": -0.179834, + "finish__timing__wns_percent_delay": -2.225303, + "finish_merge__cpu__total": 5.78, + "finish_merge__elapsed_seconds": 6.04, + "finish_merge__mem__peak": 488260.0, + "finish_merge__runtime__total": "0:06.04", + "floorplan__cpu__total": 203.53, + "floorplan__design__core__area": 529573, + "floorplan__design__die__area": 536095, + "floorplan__design__instance__area": 298500, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 298500, + "floorplan__design__instance__count": 5751, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 5751, + "floorplan__design__instance__count__swapped_arithmetic_operator": 1, + "floorplan__design__instance__utilization": 0.563662, + "floorplan__design__instance__utilization__stdcell": 0.563662, + "floorplan__design__io": 165, + "floorplan__design__nets": 5982, + "floorplan__design__rows": 144, + "floorplan__design__rows__GF018hv5v_green_sc9": 144, + "floorplan__design__sites": 187632, + "floorplan__design__sites__GF018hv5v_green_sc9": 187632, + "floorplan__elapsed_seconds": 67.92, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 186960.0, + "floorplan__power__internal__total": 0.187504, + "floorplan__power__leakage__total": 1.93394e-06, + "floorplan__power__switching__total": 0.0352397, + "floorplan__power__total": 0.222746, + "floorplan__runtime__total": "1:07.92", + "floorplan__timing__fmax": 155974000.0, + "floorplan__timing__fmax__clock__clk": 155974000.0, + "floorplan__timing__fmax__clock__vclk_clk": 89499200.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.298276, + "floorplan__timing__setup__tns": -1415.81, + "floorplan__timing__setup__ws": -2.17328, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 74.8, + "globalplace__design__core__area": 529573, + "globalplace__design__die__area": 536095, + "globalplace__design__instance__area": 349131, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 349131, + "globalplace__design__instance__count": 7503, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 7503, + "globalplace__design__instance__utilization": 0.659269, + "globalplace__design__instance__utilization__stdcell": 0.659269, + "globalplace__design__io": 167, + "globalplace__design__nets": 6937, + "globalplace__design__rows": 144, + "globalplace__design__rows__GF018hv5v_green_sc9": 144, + "globalplace__design__sites": 187632, + "globalplace__design__sites__GF018hv5v_green_sc9": 187632, + "globalplace__elapsed_seconds": 11.59, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 327672.0, + "globalplace__power__internal__total": 0.192159, + "globalplace__power__leakage__total": 2.25966e-06, + "globalplace__power__switching__total": 0.0594272, + "globalplace__power__total": 0.251588, + "globalplace__runtime__total": "0:11.59", + "globalplace__timing__fmax": 166664000.0, + "globalplace__timing__fmax__clock__clk": 166664000.0, + "globalplace__timing__fmax__clock__vclk_clk": 98752800.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.302198, + "globalplace__timing__setup__tns": -120.903, + "globalplace__timing__setup__ws": -1.1263, + "globalplace_io__cpu__total": 0.7, + "globalplace_io__elapsed_seconds": 0.77, + "globalplace_io__mem__peak": 156852.0, + "globalplace_io__runtime__total": "0:00.77", + "globalplace_skip_io__cpu__total": 31.34, + "globalplace_skip_io__elapsed_seconds": 1.8, + "globalplace_skip_io__mem__peak": 165928.0, + "globalplace_skip_io__runtime__total": "0:01.80", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0271312, + "globalroute__clock__skew__setup": 0.0271312, + "globalroute__cpu__total": 283.68, + "globalroute__design__core__area": 529573, + "globalroute__design__die__area": 536095, + "globalroute__design__instance__area": 366954, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 366954, + "globalroute__design__instance__count": 7653, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 38, + "globalroute__design__instance__count__stdcell": 7653, + "globalroute__design__instance__displacement__max": 36.4, + "globalroute__design__instance__displacement__mean": 0.2825, + "globalroute__design__instance__displacement__total": 2164.96, + "globalroute__design__instance__utilization": 0.692926, + "globalroute__design__instance__utilization__stdcell": 0.692926, + "globalroute__design__io": 167, + "globalroute__design__nets": 7053, + "globalroute__design__rows": 144, + "globalroute__design__rows__GF018hv5v_green_sc9": 144, + "globalroute__design__sites": 187632, + "globalroute__design__sites__GF018hv5v_green_sc9": 187632, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 4017790.0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 32.62, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 51, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 39, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00316634, + "globalroute__global_route__fastroute__finalization_s": 0.061327, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00173462, + "globalroute__global_route__fastroute__monotonic_s": 0.00435008, + "globalroute__global_route__fastroute__new_route_l_s": 0.000846462, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00320535, + "globalroute__global_route__fastroute__route_l_s": 0.00137668, + "globalroute__global_route__fastroute__route_z_s": 6.7709e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00100881, + "globalroute__global_route__vias": 5845, + "globalroute__global_route__wirelength": 761174, + "globalroute__mem__peak": 480912.0, + "globalroute__power__internal__total": 0.246943, + "globalroute__power__leakage__total": 2.36217e-06, + "globalroute__power__switching__total": 0.108253, + "globalroute__power__total": 0.355198, + "globalroute__route__net": 7016, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 436263, + "globalroute__runtime__total": "0:32.62", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.826788, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.400042, + "globalroute__timing__drv__setup_violation_count": 12, + "globalroute__timing__fmax": 162844000.0, + "globalroute__timing__fmax__clock__clk": 162844000.0, + "globalroute__timing__fmax__clock__vclk_clk": 108595000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.308757, + "globalroute__timing__setup__tns": -1.39799, + "globalroute__timing__setup__ws": -0.208528, + "globalroute__utilizatin__before__dpl": 69.2926, + "placeopt__cpu__total": 7.5, + "placeopt__design__core__area": 529573, + "placeopt__design__die__area": 536095, + "placeopt__design__instance__area": 349131, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 349131, + "placeopt__design__instance__count": 7503, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 7503, + "placeopt__design__instance__count__swapped_arithmetic_operator": 0, + "placeopt__design__instance__utilization": 0.659269, + "placeopt__design__instance__utilization__stdcell": 0.659269, + "placeopt__design__io": 167, + "placeopt__design__nets": 6937, + "placeopt__design__rows": 144, + "placeopt__design__rows__GF018hv5v_green_sc9": 144, + "placeopt__design__sites": 187632, + "placeopt__design__sites__GF018hv5v_green_sc9": 187632, + "placeopt__elapsed_seconds": 5.13, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 201416.0, + "placeopt__power__internal__total": 0.192159, + "placeopt__power__leakage__total": 2.25966e-06, + "placeopt__power__switching__total": 0.0594272, + "placeopt__power__total": 0.251588, + "placeopt__runtime__total": "0:05.13", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.838877, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.431236, + "placeopt__timing__drv__setup_violation_count": 435, + "placeopt__timing__fmax": 166664000.0, + "placeopt__timing__fmax__clock__clk": 166664000.0, + "placeopt__timing__fmax__clock__vclk_clk": 98752800.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.302198, + "placeopt__timing__setup__tns": -120.903, + "placeopt__timing__setup__ws": -1.1263, + "run__flow__design": "riscv32i", + "run__flow__generate_date": "2026-06-17 07:53", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "d1a60456-a58b-48da-9f1e-b0c781079893", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "11b5d04be805a2e9c42e900e82f1fe5d500efc8e", + "synth__cpu__total": 17.85, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 293245, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 293245, + "synth__design__instance__count": 5663, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 5663, + "synth__design__io": 165, + "synth__design__nets": 5908, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 18.47, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 98780.0, + "synth__netlist__hash": "ee6238ff69f9b797b6c5986d9d38992427027343", + "synth__runtime__total": "0:18.47", + "total_elapsed_seconds": 224.17, + "total_time": "0:03:44.170000" +} \ No newline at end of file diff --git a/flow/designs/gf180/uart-blocks/metadata-base-ok.json b/flow/designs/gf180/uart-blocks/metadata-base-ok.json new file mode 100644 index 0000000000..bf24899324 --- /dev/null +++ b/flow/designs/gf180/uart-blocks/metadata-base-ok.json @@ -0,0 +1,494 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 6.0000", + "vclk_clk: 6.0000" + ], + "cts__clock__skew__hold": 0.00954997, + "cts__clock__skew__setup": 0.00954997, + "cts__cpu__total": 4.82, + "cts__design__core__area": 167346, + "cts__design__die__area": 184900, + "cts__design__instance__area": 62558.5, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 46874.4, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 15684.1, + "cts__design__instance__count": 667, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 1, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 666, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.373828, + "cts__design__instance__utilization__stdcell": 0.130189, + "cts__design__io": 44, + "cts__design__nets": 357, + "cts__design__rows": 130, + "cts__design__rows__GF018hv5v_green_sc9": 130, + "cts__design__sites": 37830, + "cts__design__sites__GF018hv5v_green_sc9": 37830, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 4.91, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 0, + "cts__flow__warnings__type_count": 0, + "cts__mem__peak": 181472.0, + "cts__power__internal__total": 0.0270794, + "cts__power__leakage__total": 1.05026e-07, + "cts__power__switching__total": 0.0126923, + "cts__power__total": 0.0397718, + "cts__route__wirelength__estimated": 15654.2, + "cts__runtime__total": "0:04.91", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.838958, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.687316, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 348402000.0, + "cts__timing__fmax__clock__clk": 348402000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.453026, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 1.27393, + "cts__utilizatin__before__dpl": 37.3828, + "design__io__hpwl": 15704364, + "design__violations": 0, + "detailedplace__cpu__total": 0.8, + "detailedplace__design__core__area": 167346, + "detailedplace__design__die__area": 184900, + "detailedplace__design__instance__area": 61824.7, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 46874.4, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 14950.3, + "detailedplace__design__instance__count": 655, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 1, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 654, + "detailedplace__design__instance__displacement__max": 12.3045, + "detailedplace__design__instance__displacement__mean": 1.616, + "detailedplace__design__instance__displacement__total": 1058.72, + "detailedplace__design__instance__utilization": 0.369443, + "detailedplace__design__instance__utilization__stdcell": 0.124098, + "detailedplace__design__io": 44, + "detailedplace__design__nets": 348, + "detailedplace__design__rows": 130, + "detailedplace__design__rows__GF018hv5v_green_sc9": 130, + "detailedplace__design__sites": 37830, + "detailedplace__design__sites__GF018hv5v_green_sc9": 37830, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 1975430.0, + "detailedplace__dpl__hpwl__delta__percent": 7, + "detailedplace__elapsed_seconds": 0.82, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 141768.0, + "detailedplace__power__internal__total": 0.0224024, + "detailedplace__power__leakage__total": 1.00576e-07, + "detailedplace__power__switching__total": 0.00980922, + "detailedplace__power__total": 0.0322118, + "detailedplace__route__wirelength__estimated": 15266.9, + "detailedplace__runtime__total": "0:00.82", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.838438, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.687252, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 347566000.0, + "detailedplace__timing__fmax__clock__clk": 347566000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.449303, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 1.21339, + "detailedplace__utilizatin__before__dpl": 36.9443, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 9, + "detailedroute__flow__warnings__count__DRT-0349": 8, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 79, + "detailedroute__route__drc_errors__iter__1": 7, + "detailedroute__route__drc_errors__iter__2": 5, + "detailedroute__route__drc_errors__iter__3": 1, + "detailedroute__route__drc_errors__iter__4": 1, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 355, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 1994, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 1994, + "detailedroute__route__wirelength": 17741, + "detailedroute__route__wirelength__iter__0": 17878, + "detailedroute__route__wirelength__iter__1": 17766, + "detailedroute__route__wirelength__iter__2": 17741, + "detailedroute__route__wirelength__iter__3": 17737, + "detailedroute__route__wirelength__iter__4": 17737, + "detailedroute__route__wirelength__iter__5": 17741, + "finish__clock__skew__hold": 0.0109988, + "finish__clock__skew__setup": 0.0109988, + "finish__cpu__total": 1.83, + "finish__design__core__area": 167346, + "finish__design__die__area": 184900, + "finish__design__instance__area": 62558.5, + "finish__design__instance__area__class__clock_buffer": 683.021, + "finish__design__instance__area__class__clock_inverter": 50.8032, + "finish__design__instance__area__class__endcap_cell": 1467.65, + "finish__design__instance__area__class__fill_cell": 91087.3, + "finish__design__instance__area__class__inverter": 270.95, + "finish__design__instance__area__class__macro": 46874.4, + "finish__design__instance__area__class__multi_input_combinational_cell": 7857.56, + "finish__design__instance__area__class__sequential_cell": 2963.52, + "finish__design__instance__area__class__tap_cell": 530.611, + "finish__design__instance__area__class__timing_repair_buffer": 1859.96, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 46874.4, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 15684.1, + "finish__design__instance__count": 1929, + "finish__design__instance__count__class__clock_buffer": 10, + "finish__design__instance__count__class__clock_inverter": 2, + "finish__design__instance__count__class__endcap_cell": 260, + "finish__design__instance__count__class__fill_cell": 1262, + "finish__design__instance__count__class__inverter": 16, + "finish__design__instance__count__class__macro": 1, + "finish__design__instance__count__class__multi_input_combinational_cell": 205, + "finish__design__instance__count__class__sequential_cell": 35, + "finish__design__instance__count__class__tap_cell": 94, + "finish__design__instance__count__class__timing_repair_buffer": 44, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 1, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 666, + "finish__design__instance__utilization": 0.373828, + "finish__design__instance__utilization__stdcell": 0.130189, + "finish__design__io": 44, + "finish__design__nets": 357, + "finish__design__rows": 130, + "finish__design__rows__GF018hv5v_green_sc9": 130, + "finish__design__sites": 37830, + "finish__design__sites__GF018hv5v_green_sc9": 37830, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49981, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000152895, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000546907, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000385467, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49945, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000385467, + "finish__elapsed_seconds": 1.96, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 204532.0, + "finish__power__internal__total": 0.0270934, + "finish__power__leakage__total": 1.81373e-07, + "finish__power__switching__total": 0.0127552, + "finish__power__total": 0.0398487, + "finish__runtime__total": "0:01.96", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.837726, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.669816, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 344445000.0, + "finish__timing__fmax__clock__clk": 344445000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.452837, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 1.27195, + "finish__timing__wns_percent_delay": 48.859184, + "finish_merge__cpu__total": 1.45, + "finish_merge__elapsed_seconds": 1.66, + "finish_merge__mem__peak": 439932.0, + "finish_merge__runtime__total": "0:01.66", + "floorplan__cpu__total": 0.69, + "floorplan__design__core__area": 167346, + "floorplan__design__die__area": 184900, + "floorplan__design__instance__area": 58147.1, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 46874.4, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 11272.7, + "floorplan__design__instance__count": 262, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 1, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 261, + "floorplan__design__instance__utilization": 0.347467, + "floorplan__design__instance__utilization__stdcell": 0.0935714, + "floorplan__design__io": 44, + "floorplan__design__nets": 307, + "floorplan__design__rows": 81, + "floorplan__design__rows__GF018hv5v_green_sc9": 81, + "floorplan__design__sites": 59292, + "floorplan__design__sites__GF018hv5v_green_sc9": 59292, + "floorplan__elapsed_seconds": 0.76, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 154732.0, + "floorplan__power__internal__total": 0.0212547, + "floorplan__power__leakage__total": 7.07233e-08, + "floorplan__power__switching__total": 0.00797391, + "floorplan__power__total": 0.0292287, + "floorplan__runtime__total": "0:00.76", + "floorplan__timing__fmax": 370441000.0, + "floorplan__timing__fmax__clock__clk": 370441000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.429599, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 2.06796, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 6.72, + "globalplace__design__core__area": 167346, + "globalplace__design__die__area": 184900, + "globalplace__design__instance__area": 61824.7, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 46874.4, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 14950.3, + "globalplace__design__instance__count": 655, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 1, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 654, + "globalplace__design__instance__utilization": 0.369443, + "globalplace__design__instance__utilization__stdcell": 0.124098, + "globalplace__design__io": 44, + "globalplace__design__nets": 348, + "globalplace__design__rows": 130, + "globalplace__design__rows__GF018hv5v_green_sc9": 130, + "globalplace__design__sites": 37830, + "globalplace__design__sites__GF018hv5v_green_sc9": 37830, + "globalplace__elapsed_seconds": 1.09, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 243504.0, + "globalplace__power__internal__total": 0.0224095, + "globalplace__power__leakage__total": 1.00576e-07, + "globalplace__power__switching__total": 0.0097731, + "globalplace__power__total": 0.0321827, + "globalplace__runtime__total": "0:01.09", + "globalplace__timing__fmax": 348930000.0, + "globalplace__timing__fmax__clock__clk": 348930000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.44843, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 1.21482, + "globalplace_io__cpu__total": 0.57, + "globalplace_io__elapsed_seconds": 0.65, + "globalplace_io__mem__peak": 134632.0, + "globalplace_io__runtime__total": "0:00.65", + "globalplace_skip_io__cpu__total": 5.94, + "globalplace_skip_io__elapsed_seconds": 0.84, + "globalplace_skip_io__mem__peak": 135544.0, + "globalplace_skip_io__runtime__total": "0:00.84", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0114469, + "globalroute__clock__skew__setup": 0.0114469, + "globalroute__cpu__total": 11.43, + "globalroute__design__core__area": 167346, + "globalroute__design__die__area": 184900, + "globalroute__design__instance__area": 62558.5, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 46874.4, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 15684.1, + "globalroute__design__instance__count": 667, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 1, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 666, + "globalroute__design__instance__displacement__max": 0, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0, + "globalroute__design__instance__utilization": 0.373828, + "globalroute__design__instance__utilization__stdcell": 0.130189, + "globalroute__design__io": 44, + "globalroute__design__nets": 357, + "globalroute__design__rows": 130, + "globalroute__design__rows__GF018hv5v_green_sc9": 130, + "globalroute__design__sites": 37830, + "globalroute__design__sites__GF018hv5v_green_sc9": 37830, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 1.39, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 12, + "globalroute__flow__warnings__count__DRT-0349": 8, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__RSZ-0104": 2, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00129018, + "globalroute__global_route__fastroute__finalization_s": 0.012329, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000797688, + "globalroute__global_route__fastroute__monotonic_s": 0.00753039, + "globalroute__global_route__fastroute__new_route_l_s": 0.000150168, + "globalroute__global_route__fastroute__overflow_iterations_s": 2.5e-07, + "globalroute__global_route__fastroute__route_l_s": 0.000305906, + "globalroute__global_route__fastroute__route_z_s": 1.5079e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.000199807, + "globalroute__global_route__vias": 2410, + "globalroute__global_route__wirelength": 24906, + "globalroute__mem__peak": 261248.0, + "globalroute__power__internal__total": 0.0271963, + "globalroute__power__leakage__total": 1.05026e-07, + "globalroute__power__switching__total": 0.0137262, + "globalroute__power__total": 0.0409226, + "globalroute__route__net": 355, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 15654.2, + "globalroute__runtime__total": "0:01.39", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.83127, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.665904, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 341222000.0, + "globalroute__timing__fmax__clock__clk": 341222000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.462314, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 1.2661, + "globalroute__utilizatin__before__dpl": 37.3828, + "macro_place__wirelength": 3672.97, + "placeopt__cpu__total": 0.76, + "placeopt__design__core__area": 167346, + "placeopt__design__die__area": 184900, + "placeopt__design__instance__area": 61824.7, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 46874.4, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 14950.3, + "placeopt__design__instance__count": 655, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 1, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 654, + "placeopt__design__instance__utilization": 0.369443, + "placeopt__design__instance__utilization__stdcell": 0.124098, + "placeopt__design__io": 44, + "placeopt__design__nets": 348, + "placeopt__design__rows": 130, + "placeopt__design__rows__GF018hv5v_green_sc9": 130, + "placeopt__design__sites": 37830, + "placeopt__design__sites__GF018hv5v_green_sc9": 37830, + "placeopt__elapsed_seconds": 0.81, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 152156.0, + "placeopt__power__internal__total": 0.0224095, + "placeopt__power__leakage__total": 1.00576e-07, + "placeopt__power__switching__total": 0.0097731, + "placeopt__power__total": 0.0321827, + "placeopt__runtime__total": "0:00.81", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.837714, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.691995, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 348930000.0, + "placeopt__timing__fmax__clock__clk": 348930000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.44843, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 1.21482, + "run__flow__design": "uart-blocks", + "run__flow__generate_date": "2026-06-17 07:49", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "gf180", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1uW", + "run__flow__platform__resistance_units": "1ohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "161b3912-44ee-4f1f-862e-5aaea4e0a012", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "6539c6f38d2e14aa6b73a233552bb9e77150c29e", + "synth__cpu__total": 1.22, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 58147.1, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 46874.4, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 11272.7, + "synth__design__instance__count": 262, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 1, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 261, + "synth__design__io": 44, + "synth__design__nets": 307, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 1.64, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 76696.0, + "synth__netlist__hash": "fc902d066ae5174f3fd8abcf3c8e5e5ece7cca0d", + "synth__runtime__total": "0:01.64", + "total_elapsed_seconds": 16.53, + "total_time": "0:00:16.530000" +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json b/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json new file mode 100644 index 0000000000..f1824673bc --- /dev/null +++ b/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json @@ -0,0 +1,516 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 4.5000", + "vclk_clk: 4.5000" + ], + "cts__clock__skew__hold": 0.127297, + "cts__clock__skew__setup": 0.127297, + "cts__cpu__total": 8.85, + "cts__design__core__area": 732357, + "cts__design__die__area": 796913, + "cts__design__instance__area": 145985, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 145985, + "cts__design__instance__count": 12743, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 12743, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.199336, + "cts__design__instance__utilization__stdcell": 0.199336, + "cts__design__io": 390, + "cts__design__nets": 12986, + "cts__design__rows": 226, + "cts__design__rows__CoreSite": 226, + "cts__design__sites": 403636, + "cts__design__sites__CoreSite": 403636, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 4.75, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__STA-0101": 2, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 210948.0, + "cts__power__internal__total": 0.0336415, + "cts__power__leakage__total": 1.89538e-06, + "cts__power__switching__total": 0.0453898, + "cts__power__total": 0.0790332, + "cts__route__wirelength__estimated": 496326, + "cts__runtime__total": "0:04.75", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.564267, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 8, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.647516, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 293664000.0, + "cts__timing__fmax__clock__clk": 293664000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.29945, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 1.09475, + "cts__utilizatin__before__dpl": 19.9336, + "design__io__hpwl": 133238168, + "design__violations": 0, + "detailedplace__cpu__total": 9.52, + "detailedplace__design__core__area": 732357, + "detailedplace__design__die__area": 796913, + "detailedplace__design__instance__area": 141309, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 141309, + "detailedplace__design__instance__count": 12636, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 12636, + "detailedplace__design__instance__displacement__max": 9.087, + "detailedplace__design__instance__displacement__mean": 2.163, + "detailedplace__design__instance__displacement__total": 27332.4, + "detailedplace__design__instance__utilization": 0.192951, + "detailedplace__design__instance__utilization__stdcell": 0.192951, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 12897, + "detailedplace__design__rows": 226, + "detailedplace__design__rows__CoreSite": 226, + "detailedplace__design__sites": 403636, + "detailedplace__design__sites__CoreSite": 403636, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 16113300.0, + "detailedplace__dpl__hpwl__delta__percent": 3, + "detailedplace__elapsed_seconds": 7.35, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 196368.0, + "detailedplace__power__internal__total": 0.0303745, + "detailedplace__power__leakage__total": 1.753e-06, + "detailedplace__power__switching__total": 0.0430353, + "detailedplace__power__total": 0.0734116, + "detailedplace__route__wirelength__estimated": 520654, + "detailedplace__runtime__total": "0:07.35", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.566491, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 8, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.647516, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 299071000.0, + "detailedplace__timing__fmax__clock__clk": 299071000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.281864, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 1.15632, + "detailedplace__utilizatin__before__dpl": 19.2951, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 11, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 11, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 4.692e-05, + "detailedroute__global_route__fastroute__finalization_s": 0.00201384, + "detailedroute__global_route__fastroute__initial_rsmt_s": 4.6821e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00192482, + "detailedroute__global_route__fastroute__new_route_l_s": 1.343e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4e-07, + "detailedroute__global_route__fastroute__route_l_s": 5.304e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.061e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 1.515e-05, + "detailedroute__global_route__vias": 55, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 38, + "detailedroute__route__drc_errors__iter__1": 3, + "detailedroute__route__drc_errors__iter__2": 3, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 17, + "detailedroute__route__drc_errors__iter__5": 1, + "detailedroute__route__drc_errors__iter__6": 1, + "detailedroute__route__drc_errors__iter__7": 0, + "detailedroute__route__net": 12984, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 101403, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 101403, + "detailedroute__route__wirelength": 574503, + "detailedroute__route__wirelength__iter__0": 574510, + "detailedroute__route__wirelength__iter__1": 574516, + "detailedroute__route__wirelength__iter__2": 574512, + "detailedroute__route__wirelength__iter__3": 574503, + "detailedroute__route__wirelength__iter__4": 574471, + "detailedroute__route__wirelength__iter__5": 574475, + "detailedroute__route__wirelength__iter__6": 574475, + "detailedroute__route__wirelength__iter__7": 574475, + "detailedroute__utilizatin__before__dpl": 19.9425, + "finish__clock__skew__hold": 0.0646997, + "finish__clock__skew__setup": 0.0646997, + "finish__cpu__total": 34.03, + "finish__design__core__area": 732357, + "finish__design__die__area": 796913, + "finish__design__instance__area": 146050, + "finish__design__instance__area__class__antenna_cell": 65.3184, + "finish__design__instance__area__class__clock_buffer": 4650.31, + "finish__design__instance__area__class__clock_inverter": 25.4016, + "finish__design__instance__area__class__fill_cell": 586307, + "finish__design__instance__area__class__inverter": 1349.91, + "finish__design__instance__area__class__multi_input_combinational_cell": 102889, + "finish__design__instance__area__class__sequential_cell": 25964.1, + "finish__design__instance__area__class__timing_repair_buffer": 11105.9, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 146050, + "finish__design__instance__count": 65205, + "finish__design__instance__count__class__antenna_cell": 12, + "finish__design__instance__count__class__clock_buffer": 103, + "finish__design__instance__count__class__clock_inverter": 4, + "finish__design__instance__count__class__fill_cell": 52450, + "finish__design__instance__count__class__inverter": 167, + "finish__design__instance__count__class__multi_input_combinational_cell": 10409, + "finish__design__instance__count__class__sequential_cell": 530, + "finish__design__instance__count__class__timing_repair_buffer": 1530, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 12755, + "finish__design__instance__utilization": 0.199425, + "finish__design__instance__utilization__stdcell": 0.199425, + "finish__design__io": 390, + "finish__design__nets": 12986, + "finish__design__rows": 226, + "finish__design__rows__CoreSite": 226, + "finish__design__sites": 403636, + "finish__design__sites__CoreSite": 403636, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19935, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000603897, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0338584, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0224734, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.16614, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0224734, + "finish__elapsed_seconds": 30.69, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 864216.0, + "finish__power__internal__total": 0.0336505, + "finish__power__leakage__total": 3.71694e-05, + "finish__power__switching__total": 0.0466558, + "finish__power__total": 0.0803435, + "finish__runtime__total": "0:30.69", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.636309, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 8, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.618128, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 284725000.0, + "finish__timing__fmax__clock__clk": 284725000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.272423, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 0.987834, + "finish__timing__wns_percent_delay": 26.723298, + "finish_merge__cpu__total": 2.35, + "finish_merge__elapsed_seconds": 2.66, + "finish_merge__mem__peak": 542540.0, + "finish_merge__runtime__total": "0:02.66", + "floorplan__cpu__total": 2.48, + "floorplan__design__core__area": 732357, + "floorplan__design__die__area": 796913, + "floorplan__design__instance__area": 130203, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 130203, + "floorplan__design__instance__count": 11106, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 11106, + "floorplan__design__instance__utilization": 0.177786, + "floorplan__design__instance__utilization__stdcell": 0.177786, + "floorplan__design__io": 388, + "floorplan__design__nets": 11365, + "floorplan__design__rows": 226, + "floorplan__design__rows__CoreSite": 226, + "floorplan__design__sites": 403636, + "floorplan__design__sites__CoreSite": 403636, + "floorplan__elapsed_seconds": 1.42, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 1, + "floorplan__mem__peak": 153320.0, + "floorplan__power__internal__total": 0.0288899, + "floorplan__power__leakage__total": 1.58426e-06, + "floorplan__power__switching__total": 0.022117, + "floorplan__power__total": 0.0510084, + "floorplan__runtime__total": "0:01.42", + "floorplan__timing__fmax": 263162000.0, + "floorplan__timing__fmax__clock__clk": 263162000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.254736, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 0.700055, + "flow__errors__count": 0, + "flow__warnings__count": 13, + "flow__warnings__count__FIN-0010": 12, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 2, + "globalplace__cpu__total": 147.16, + "globalplace__design__core__area": 732357, + "globalplace__design__die__area": 796913, + "globalplace__design__instance__area": 141309, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 141309, + "globalplace__design__instance__count": 12636, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 12636, + "globalplace__design__instance__utilization": 0.192951, + "globalplace__design__instance__utilization__stdcell": 0.192951, + "globalplace__design__io": 390, + "globalplace__design__nets": 12897, + "globalplace__design__rows": 226, + "globalplace__design__rows__CoreSite": 226, + "globalplace__design__sites": 403636, + "globalplace__design__sites__CoreSite": 403636, + "globalplace__elapsed_seconds": 15.36, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 433276.0, + "globalplace__power__internal__total": 0.0303897, + "globalplace__power__leakage__total": 1.753e-06, + "globalplace__power__switching__total": 0.0443945, + "globalplace__power__total": 0.074786, + "globalplace__runtime__total": "0:15.36", + "globalplace__timing__fmax": 295451000.0, + "globalplace__timing__fmax__clock__clk": 295451000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.275679, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 1.11534, + "globalplace_io__cpu__total": 0.21, + "globalplace_io__elapsed_seconds": 0.25, + "globalplace_io__mem__peak": 125540.0, + "globalplace_io__runtime__total": "0:00.25", + "globalplace_skip_io__cpu__total": 110.12, + "globalplace_skip_io__elapsed_seconds": 4.17, + "globalplace_skip_io__mem__peak": 144624.0, + "globalplace_skip_io__runtime__total": "0:04.17", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 1, + "globalroute__clock__skew__hold": 0.0313721, + "globalroute__clock__skew__setup": 0.0313721, + "globalroute__cpu__total": 216.86, + "globalroute__design__core__area": 732357, + "globalroute__design__die__area": 796913, + "globalroute__design__instance__area": 145990, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 145990, + "globalroute__design__instance__count": 12744, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 12744, + "globalroute__design__instance__displacement__max": 0, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0, + "globalroute__design__instance__utilization": 0.199343, + "globalroute__design__instance__utilization__stdcell": 0.199343, + "globalroute__design__io": 390, + "globalroute__design__nets": 12986, + "globalroute__design__rows": 226, + "globalroute__design__rows__CoreSite": 226, + "globalroute__design__sites": 403636, + "globalroute__design__sites__CoreSite": 403636, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 14.5, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 12, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 3, + "globalroute__global_route__fastroute__congestion_rsmt_s": 7.58e-06, + "globalroute__global_route__fastroute__finalization_s": 0.00117823, + "globalroute__global_route__fastroute__initial_rsmt_s": 1.632e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.0032356, + "globalroute__global_route__fastroute__new_route_l_s": 2.63e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 5.4e-07, + "globalroute__global_route__fastroute__route_l_s": 3.19e-06, + "globalroute__global_route__fastroute__route_z_s": 4.7e-07, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 4.21e-06, + "globalroute__global_route__vias": 8, + "globalroute__global_route__wirelength": 7884000, + "globalroute__mem__peak": 452512.0, + "globalroute__power__internal__total": 0.033703, + "globalroute__power__leakage__total": 1.89539e-06, + "globalroute__power__switching__total": 0.0515574, + "globalroute__power__total": 0.0852624, + "globalroute__route__net": 12984, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 496326, + "globalroute__runtime__total": "0:14.50", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.625477, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 8, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.603885, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 277278000.0, + "globalroute__timing__fmax__clock__clk": 277278000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.320514, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0.893506, + "globalroute__utilizatin__before__dpl": 19.9343, + "placeopt__cpu__total": 5.97, + "placeopt__design__core__area": 732357, + "placeopt__design__die__area": 796913, + "placeopt__design__instance__area": 141309, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 141309, + "placeopt__design__instance__count": 12636, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 12636, + "placeopt__design__instance__utilization": 0.192951, + "placeopt__design__instance__utilization__stdcell": 0.192951, + "placeopt__design__io": 390, + "placeopt__design__nets": 12897, + "placeopt__design__rows": 226, + "placeopt__design__rows__CoreSite": 226, + "placeopt__design__sites": 403636, + "placeopt__design__sites__CoreSite": 403636, + "placeopt__elapsed_seconds": 3.48, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 166924.0, + "placeopt__power__internal__total": 0.0303897, + "placeopt__power__leakage__total": 1.753e-06, + "placeopt__power__switching__total": 0.0443945, + "placeopt__power__total": 0.074786, + "placeopt__runtime__total": "0:03.48", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.544306, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 8, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.656467, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 295451000.0, + "placeopt__timing__fmax__clock__clk": 295451000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.275679, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 1.11534, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 08:02", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "ihp-sg13g2", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1uA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "bbff2afd-32e5-417f-8568-d6b3b3a56540", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "N/A", + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 147130, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 147130, + "synth__design__instance__count": 12096, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 12096, + "synth__design__io": 388, + "synth__design__nets": 12355, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__EST-0027": 1, + "synth__flow__warnings__type_count": 1, + "synth__netlist__hash": "N/A", + "synth__power__internal__total": 0.0351217, + "synth__power__leakage__total": 2.03892e-06, + "synth__power__switching__total": 0.0231657, + "synth__power__total": 0.0582894, + "synth__timing__fmax": 473117000.0, + "synth__timing__fmax__clock__clk": 473117000.0, + "synth__timing__hold__tns": 0, + "synth__timing__hold__ws": 0.25444, + "synth__timing__setup__tns": 0, + "synth__timing__setup__ws": 2.38636, + "total_elapsed_seconds": 84.63, + "total_time": "0:01:24.630000" +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json b/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json index 0cfab656d7..5b0b579ebd 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json @@ -1,364 +1,455 @@ { - "constraints__clocks__count": 1, + "constraints__clocks__count": 2, "constraints__clocks__details": [ - "clk_core: 20.0000" + "clk_core: 20.0000", + "vclk_clk_core: 20.0000" ], - "cts__clock__skew__hold": 0.416925, - "cts__clock__skew__setup": 0.416925, - "cts__cpu__total": 1.74, + "cts__clock__skew__hold": 0.544397, + "cts__clock__skew__setup": 0.526173, + "cts__cpu__total": 1.89, "cts__design__core__area": 121187, - "cts__design__die__area": 1102500.0, - "cts__design__instance__area": 36578.3, + "cts__design__die__area": 1103630.0, + "cts__design__instance__area": 36592.8, "cts__design__instance__area__cover": 98000, "cts__design__instance__area__macros": 21794.6, "cts__design__instance__area__padcells": 424800, - "cts__design__instance__area__stdcell": 14783.7, - "cts__design__instance__count": 985, + "cts__design__instance__area__stdcell": 14798.2, + "cts__design__instance__count": 978, "cts__design__instance__count__cover": 20, "cts__design__instance__count__hold_buffer": 0, "cts__design__instance__count__macros": 1, "cts__design__instance__count__padcells": 48, "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 916, + "cts__design__instance__count__stdcell": 909, "cts__design__instance__displacement__max": 0, "cts__design__instance__displacement__mean": 0, "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.301833, - "cts__design__instance__utilization__stdcell": 0.14874, + "cts__design__instance__utilization": 0.301952, + "cts__design__instance__utilization__stdcell": 0.148886, "cts__design__io": 20, + "cts__design__nets": 953, "cts__design__rows": 133, - "cts__design__rows:CoreSite": 133, - "cts__design__sites": 53754, - "cts__design__sites:CoreSite": 53754, + "cts__design__rows__CoreSite": 133, + "cts__design__sites": 53795, + "cts__design__sites__CoreSite": 53795, "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 1.68, "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__mem__peak": 223804.0, - "cts__power__internal__total": 6.36515e-05, - "cts__power__leakage__total": 6.15849e-07, - "cts__power__switching__total": 1.14976e-05, - "cts__power__total": 7.5765e-05, - "cts__route__wirelength__estimated": 32399.4, - "cts__runtime__total": "0:01.36", + "cts__flow__warnings__count": 3, + "cts__flow__warnings__count__STA-1140": 3, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 156872.0, + "cts__power__internal__total": 0.000293236, + "cts__power__leakage__total": 5.8942e-07, + "cts__power__switching__total": 0.000354884, + "cts__power__total": 0.000648709, + "cts__route__wirelength__estimated": 31079.1, + "cts__runtime__total": "0:01.68", "cts__timing__drv__hold_violation_count": 0, "cts__timing__drv__max_cap": 27, "cts__timing__drv__max_cap_limit": -9.58431, - "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout": 1, "cts__timing__drv__max_fanout_limit": 8, "cts__timing__drv__max_slew": 25, - "cts__timing__drv__max_slew_limit": -5.32153, + "cts__timing__drv__max_slew_limit": -5.32164, "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 285347000.0, + "cts__timing__fmax__clock__clk_core": 285347000.0, "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0665765, + "cts__timing__hold__ws": 0.0347058, "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 3.44505, + "cts__timing__setup__ws": 7.9354, + "cts__utilizatin__before__dpl": 30.1952, + "design__io__hpwl": 0, "design__violations": 0, - "detailedplace__cpu__total": 0.94, + "detailedplace__cpu__total": 0.73, "detailedplace__design__core__area": 121187, - "detailedplace__design__die__area": 1102500.0, - "detailedplace__design__instance__area": 34050.8, + "detailedplace__design__die__area": 1103630.0, + "detailedplace__design__instance__area": 34201.4, "detailedplace__design__instance__area__cover": 98000, "detailedplace__design__instance__area__macros": 21794.6, "detailedplace__design__instance__area__padcells": 424800, - "detailedplace__design__instance__area__stdcell": 12256.3, - "detailedplace__design__instance__count": 924, + "detailedplace__design__instance__area__stdcell": 12406.9, + "detailedplace__design__instance__count": 920, "detailedplace__design__instance__count__cover": 20, "detailedplace__design__instance__count__macros": 1, "detailedplace__design__instance__count__padcells": 48, - "detailedplace__design__instance__count__stdcell": 855, - "detailedplace__design__instance__displacement__max": 13.101, - "detailedplace__design__instance__displacement__mean": 3.157, - "detailedplace__design__instance__displacement__total": 2702.6, - "detailedplace__design__instance__utilization": 0.280977, - "detailedplace__design__instance__utilization__stdcell": 0.123311, + "detailedplace__design__instance__count__stdcell": 851, + "detailedplace__design__instance__displacement__max": 8.798, + "detailedplace__design__instance__displacement__mean": 2.522, + "detailedplace__design__instance__displacement__total": 2148.85, + "detailedplace__design__instance__utilization": 0.282219, + "detailedplace__design__instance__utilization__stdcell": 0.124827, "detailedplace__design__io": 20, + "detailedplace__design__nets": 901, "detailedplace__design__rows": 133, - "detailedplace__design__rows:CoreSite": 133, - "detailedplace__design__sites": 53754, - "detailedplace__design__sites:CoreSite": 53754, + "detailedplace__design__rows__CoreSite": 133, + "detailedplace__design__sites": 53795, + "detailedplace__design__sites__CoreSite": 53795, "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 1634840.0, + "detailedplace__dpl__hpwl__delta__percent": 6, + "detailedplace__elapsed_seconds": 0.63, "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__mem__peak": 126980.0, - "detailedplace__power__internal__total": 3.34988e-05, - "detailedplace__power__leakage__total": 3.57528e-07, - "detailedplace__power__switching__total": 6.76419e-06, - "detailedplace__power__total": 4.06205e-05, - "detailedplace__route__wirelength__estimated": 27769.5, - "detailedplace__runtime__total": "0:00.70", + "detailedplace__flow__warnings__count": 3, + "detailedplace__flow__warnings__count__STA-1140": 3, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 122872.0, + "detailedplace__power__internal__total": 0.000270603, + "detailedplace__power__leakage__total": 3.45118e-07, + "detailedplace__power__switching__total": 0.000348539, + "detailedplace__power__total": 0.000619487, + "detailedplace__route__wirelength__estimated": 28925.4, + "detailedplace__runtime__total": "0:00.63", "detailedplace__timing__drv__hold_violation_count": 0, "detailedplace__timing__drv__max_cap": 27, "detailedplace__timing__drv__max_cap_limit": -9.58431, "detailedplace__timing__drv__max_fanout": 0, "detailedplace__timing__drv__max_fanout_limit": 8, "detailedplace__timing__drv__max_slew": 25, - "detailedplace__timing__drv__max_slew_limit": -5.32153, + "detailedplace__timing__drv__max_slew_limit": -5.32164, "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 284585000.0, + "detailedplace__timing__fmax__clock__clk_core": 284585000.0, "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.0614673, + "detailedplace__timing__hold__ws": 0.0698607, "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 3.44505, + "detailedplace__timing__setup__ws": 7.62568, + "detailedplace__utilizatin__before__dpl": 28.2219, "detailedroute__antenna__violating__nets": 0, "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 2, + "detailedroute__antenna_diodes_count": 0, "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 11, + "detailedroute__flow__warnings__count": 84, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__DRT-0419": 70, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__count__STA-1140": 3, + "detailedroute__flow__warnings__type_count": 4, "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter:0": 6, - "detailedroute__route__drc_errors__iter:1": 1, - "detailedroute__route__drc_errors__iter:2": 0, - "detailedroute__route__drc_errors__iter:3": 27, - "detailedroute__route__drc_errors__iter:4": 3, - "detailedroute__route__drc_errors__iter:5": 0, - "detailedroute__route__net": 1062, - "detailedroute__route__net__special": 24, - "detailedroute__route__vias": 6330, + "detailedroute__route__drc_errors__iter__0": 426, + "detailedroute__route__drc_errors__iter__1": 230, + "detailedroute__route__drc_errors__iter__2": 243, + "detailedroute__route__drc_errors__iter__3": 8, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 933, + "detailedroute__route__net__special": 20, + "detailedroute__route__vias": 5729, "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 6330, - "detailedroute__route__wirelength": 37033, - "detailedroute__route__wirelength__iter:0": 37038, - "detailedroute__route__wirelength__iter:1": 37035, - "detailedroute__route__wirelength__iter:2": 37033, - "detailedroute__route__wirelength__iter:3": 37018, - "detailedroute__route__wirelength__iter:4": 37007, - "detailedroute__route__wirelength__iter:5": 37012, - "finish__clock__skew__hold": 0.48647, - "finish__clock__skew__setup": 0.462837, - "finish__cpu__total": 4.47, + "detailedroute__route__vias__singlecut": 5729, + "detailedroute__route__wirelength": 36342, + "detailedroute__route__wirelength__iter__0": 36603, + "detailedroute__route__wirelength__iter__1": 36431, + "detailedroute__route__wirelength__iter__2": 36382, + "detailedroute__route__wirelength__iter__3": 36338, + "detailedroute__route__wirelength__iter__4": 36342, + "finish__clock__skew__hold": 0.520431, + "finish__clock__skew__setup": 0.509527, + "finish__cpu__total": 4.05, "finish__design__core__area": 121187, - "finish__design__die__area": 1102500.0, - "finish__design__instance__area": 118272, - "finish__design__instance__area__class:antenna_cell": 576.979, - "finish__design__instance__area__class:clock_buffer": 2494.8, - "finish__design__instance__area__class:clock_inverter": 32.6592, - "finish__design__instance__area__class:cover": 98000, - "finish__design__instance__area__class:input_output_pad": 144000, - "finish__design__instance__area__class:input_pad": 72000, - "finish__design__instance__area__class:inverter": 154.224, - "finish__design__instance__area__class:macro": 21794.6, - "finish__design__instance__area__class:multi_input_combinational_cell": 5889.54, - "finish__design__instance__area__class:output_pad": 14400, - "finish__design__instance__area__class:pad_spacer": 136800, - "finish__design__instance__area__class:power_pad": 57600, - "finish__design__instance__area__class:sequential_cell": 5755.28, - "finish__design__instance__area__class:timing_repair_buffer": 457.229, + "finish__design__die__area": 1103630.0, + "finish__design__instance__area": 36603.7, + "finish__design__instance__area__class__antenna_cell": 10.8864, + "finish__design__instance__area__class__clock_buffer": 2358.72, + "finish__design__instance__area__class__clock_inverter": 32.6592, + "finish__design__instance__area__class__cover": 98000, + "finish__design__instance__area__class__fill_cell": 82796.5, + "finish__design__instance__area__class__input_output_pad": 144000, + "finish__design__instance__area__class__input_pad": 72000, + "finish__design__instance__area__class__inverter": 175.997, + "finish__design__instance__area__class__macro": 21794.6, + "finish__design__instance__area__class__multi_input_combinational_cell": 5891.36, + "finish__design__instance__area__class__output_pad": 14400, + "finish__design__instance__area__class__pad_spacer": 136800, + "finish__design__instance__area__class__power_pad": 57600, + "finish__design__instance__area__class__sequential_cell": 5976.63, + "finish__design__instance__area__class__timing_repair_buffer": 362.88, "finish__design__instance__area__cover": 98000, "finish__design__instance__area__macros": 21794.6, "finish__design__instance__area__padcells": 424800, - "finish__design__instance__area__stdcell": 96477.1, - "finish__design__instance__count": 7518, - "finish__design__instance__count__class:antenna_cell": 106, - "finish__design__instance__count__class:clock_buffer": 55, - "finish__design__instance__count__class:clock_inverter": 6, - "finish__design__instance__count__class:cover": 20, - "finish__design__instance__count__class:input_output_pad": 10, - "finish__design__instance__count__class:input_pad": 5, - "finish__design__instance__count__class:inverter": 28, - "finish__design__instance__count__class:macro": 1, - "finish__design__instance__count__class:multi_input_combinational_cell": 642, - "finish__design__instance__count__class:output_pad": 1, - "finish__design__instance__count__class:pad_spacer": 28, - "finish__design__instance__count__class:power_pad": 4, - "finish__design__instance__count__class:sequential_cell": 122, - "finish__design__instance__count__class:timing_repair_buffer": 63, + "finish__design__instance__area__stdcell": 14809.1, + "finish__design__instance__count": 7962, + "finish__design__instance__count__class__antenna_cell": 2, + "finish__design__instance__count__class__clock_buffer": 52, + "finish__design__instance__count__class__clock_inverter": 6, + "finish__design__instance__count__class__cover": 20, + "finish__design__instance__count__class__fill_cell": 6982, + "finish__design__instance__count__class__input_output_pad": 10, + "finish__design__instance__count__class__input_pad": 5, + "finish__design__instance__count__class__inverter": 32, + "finish__design__instance__count__class__macro": 1, + "finish__design__instance__count__class__multi_input_combinational_cell": 647, + "finish__design__instance__count__class__output_pad": 1, + "finish__design__instance__count__class__pad_spacer": 28, + "finish__design__instance__count__class__power_pad": 4, + "finish__design__instance__count__class__sequential_cell": 122, + "finish__design__instance__count__class__timing_repair_buffer": 50, "finish__design__instance__count__cover": 20, "finish__design__instance__count__macros": 1, "finish__design__instance__count__padcells": 48, - "finish__design__instance__count__stdcell": 7449, - "finish__design__instance__utilization": 0.97594, - "finish__design__instance__utilization__stdcell": 0.970664, + "finish__design__instance__count__stdcell": 911, + "finish__design__instance__utilization": 0.302042, + "finish__design__instance__utilization__stdcell": 0.148996, "finish__design__io": 20, + "finish__design__nets": 953, "finish__design__rows": 133, - "finish__design__rows:CoreSite": 133, - "finish__design__sites": 53754, - "finish__design__sites:CoreSite": 53754, - "finish__design_powergrid__drop__average__net:VDD__corner:fast": 1.19999, - "finish__design_powergrid__drop__average__net:VSS__corner:fast": 5.72021e-06, - "finish__design_powergrid__drop__worst__net:VDD__corner:fast": 3.33034e-05, - "finish__design_powergrid__drop__worst__net:VSS__corner:fast": 2.81877e-05, - "finish__design_powergrid__voltage__worst__net:VDD__corner:fast": 1.19997, - "finish__design_powergrid__voltage__worst__net:VSS__corner:fast": 2.81877e-05, + "finish__design__rows__CoreSite": 133, + "finish__design__sites": 53795, + "finish__design__sites__CoreSite": 53795, + "finish__design_powergrid__drop__average__net__VDD__corner__slow": 1.2, + "finish__design_powergrid__drop__average__net__VSS__corner__slow": 7.0132e-07, + "finish__design_powergrid__drop__worst__net__VDD__corner__slow": 2.53611e-05, + "finish__design_powergrid__drop__worst__net__VSS__corner__slow": 1.95367e-05, + "finish__design_powergrid__voltage__worst__net__VDD__corner__slow": 1.19997, + "finish__design_powergrid__voltage__worst__net__VSS__corner__slow": 1.95367e-05, + "finish__elapsed_seconds": 3.82, "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 2, - "finish__mem__peak": 266520.0, - "finish__power__internal__total": 5.79117e-05, - "finish__power__leakage__total": 1.87494e-06, - "finish__power__switching__total": 1.32977e-05, - "finish__power__total": 7.30843e-05, - "finish__runtime__total": "0:04.06", + "finish__flow__warnings__count": 7, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__count__STA-1140": 3, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 256796.0, + "finish__power__internal__total": 0.000293123, + "finish__power__leakage__total": 1.85222e-06, + "finish__power__switching__total": 0.000352716, + "finish__power__total": 0.000647692, + "finish__runtime__total": "0:03.82", "finish__timing__drv__hold_violation_count": 0, "finish__timing__drv__max_cap": 27, "finish__timing__drv__max_cap_limit": -9.58431, - "finish__timing__drv__max_fanout": 3, + "finish__timing__drv__max_fanout": 1, "finish__timing__drv__max_fanout_limit": 8, "finish__timing__drv__max_slew": 25, - "finish__timing__drv__max_slew_limit": -5.32041, + "finish__timing__drv__max_slew_limit": -5.32162, "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 271612000.0, + "finish__timing__fmax__clock__clk_core": 271612000.0, "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.033864, + "finish__timing__hold__ws": 0.0341625, "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 3.88761, - "finish__timing__wns_percent_delay": 48.824475, - "finish_merge__cpu__total": 1.38, - "finish_merge__mem__peak": 473592.0, - "finish_merge__runtime__total": "0:01.53", - "floorplan__cpu__total": 0.63, + "finish__timing__setup__ws": 7.95644, + "finish__timing__wns_percent_delay": 64.826372, + "finish_merge__cpu__total": 2.14, + "finish_merge__elapsed_seconds": 2.47, + "finish_merge__mem__peak": 536312.0, + "finish_merge__runtime__total": "0:02.47", + "floorplan__cpu__total": 0.51, "floorplan__design__core__area": 121187, - "floorplan__design__die__area": 1102500.0, - "floorplan__design__instance__area": 33045.7, + "floorplan__design__die__area": 1103630.0, + "floorplan__design__instance__area": 34274, "floorplan__design__instance__area__cover": 98000, "floorplan__design__instance__area__macros": 21794.6, "floorplan__design__instance__area__padcells": 424800, - "floorplan__design__instance__area__stdcell": 11251.1, - "floorplan__design__instance__count": 754, + "floorplan__design__instance__area__stdcell": 12479.4, + "floorplan__design__instance__count": 920, "floorplan__design__instance__count__cover": 20, - "floorplan__design__instance__count__hold_buffer": 0, "floorplan__design__instance__count__macros": 1, "floorplan__design__instance__count__padcells": 48, "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 685, - "floorplan__design__instance__utilization": 0.272682, - "floorplan__design__instance__utilization__stdcell": 0.113198, - "floorplan__design__io": 20, + "floorplan__design__instance__count__stdcell": 851, + "floorplan__design__instance__utilization": 0.282818, + "floorplan__design__instance__utilization__stdcell": 0.125557, + "floorplan__design__io": 0, + "floorplan__design__nets": 901, "floorplan__design__rows": 92, - "floorplan__design__rows:CoreSite": 92, + "floorplan__design__rows__CoreSite": 92, "floorplan__design__sites": 66792, - "floorplan__design__sites:CoreSite": 66792, + "floorplan__design__sites__CoreSite": 66792, + "floorplan__elapsed_seconds": 0.46, "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 7, - "floorplan__mem__peak": 116856.0, - "floorplan__power__internal__total": 3.26237e-05, - "floorplan__power__leakage__total": 3.66049e-07, - "floorplan__power__switching__total": 4.05039e-06, - "floorplan__power__total": 3.70401e-05, - "floorplan__runtime__total": "0:00.45", + "floorplan__flow__warnings__count": 8, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__PAD-0033": 4, + "floorplan__flow__warnings__count__STA-1140": 3, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 133812.0, + "floorplan__power__internal__total": 0.000270487, + "floorplan__power__leakage__total": 3.49679e-07, + "floorplan__power__switching__total": 0.000345063, + "floorplan__power__total": 0.0006159, + "floorplan__runtime__total": "0:00.46", + "floorplan__timing__fmax": 317843000.0, + "floorplan__timing__fmax__clock__clk_core": 317843000.0, "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0483089, + "floorplan__timing__hold__ws": 0.0349743, "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 3.57371, + "floorplan__timing__setup__ws": 7.75491, "flow__errors__count": 0, - "flow__warnings__count": 1, - "globalplace__cpu__total": 14.31, + "flow__warnings__count": 3, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__PDN-0110": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__count__STA-1140": 3, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 36.13, "globalplace__design__core__area": 121187, - "globalplace__design__die__area": 1102500.0, - "globalplace__design__instance__area": 32911.4, + "globalplace__design__die__area": 1103630.0, + "globalplace__design__instance__area": 34201.4, "globalplace__design__instance__area__cover": 98000, "globalplace__design__instance__area__macros": 21794.6, "globalplace__design__instance__area__padcells": 424800, - "globalplace__design__instance__area__stdcell": 11116.8, - "globalplace__design__instance__count": 767, + "globalplace__design__instance__area__stdcell": 12406.9, + "globalplace__design__instance__count": 920, "globalplace__design__instance__count__cover": 20, "globalplace__design__instance__count__macros": 1, "globalplace__design__instance__count__padcells": 48, - "globalplace__design__instance__count__stdcell": 698, - "globalplace__design__instance__utilization": 0.271574, - "globalplace__design__instance__utilization__stdcell": 0.111847, + "globalplace__design__instance__count__stdcell": 851, + "globalplace__design__instance__utilization": 0.282219, + "globalplace__design__instance__utilization__stdcell": 0.124827, "globalplace__design__io": 20, + "globalplace__design__nets": 901, "globalplace__design__rows": 133, - "globalplace__design__rows:CoreSite": 133, - "globalplace__design__sites": 53754, - "globalplace__design__sites:CoreSite": 53754, + "globalplace__design__rows__CoreSite": 133, + "globalplace__design__sites": 53795, + "globalplace__design__sites__CoreSite": 53795, + "globalplace__elapsed_seconds": 2.29, "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__mem__peak": 701500.0, - "globalplace__power__internal__total": 3.35075e-05, - "globalplace__power__leakage__total": 3.55326e-07, - "globalplace__power__switching__total": 6.72037e-06, - "globalplace__power__total": 4.05832e-05, - "globalplace__runtime__total": "0:02.59", + "globalplace__flow__warnings__count": 3, + "globalplace__flow__warnings__count__STA-1140": 3, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 268812.0, + "globalplace__power__internal__total": 0.000270605, + "globalplace__power__leakage__total": 3.45118e-07, + "globalplace__power__switching__total": 0.000348033, + "globalplace__power__total": 0.000618982, + "globalplace__runtime__total": "0:02.29", + "globalplace__timing__fmax": 285115000.0, + "globalplace__timing__fmax__clock__clk_core": 285115000.0, "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.0627901, + "globalplace__timing__hold__ws": 0.0685759, "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 3.44505, - "globalplace_io__cpu__total": 0.09, - "globalplace_io__mem__peak": 98292.0, - "globalplace_io__runtime__total": "0:00.12", - "globalplace_skip_io__cpu__total": 8.01, - "globalplace_skip_io__mem__peak": 114176.0, - "globalplace_skip_io__runtime__total": "0:00.70", - "globalroute__antenna__violating__nets": 2, - "globalroute__antenna__violating__pins": 4, - "globalroute__antenna_diodes_count": 104, - "globalroute__clock__skew__hold": 0.507695, - "globalroute__clock__skew__setup": 0.471571, - "globalroute__cpu__total": 40.2, + "globalplace__timing__setup__ws": 7.62568, + "globalplace_io__cpu__total": 0.2, + "globalplace_io__elapsed_seconds": 0.25, + "globalplace_io__mem__peak": 111984.0, + "globalplace_io__runtime__total": "0:00.25", + "globalplace_skip_io__cpu__total": 0.2, + "globalplace_skip_io__elapsed_seconds": 0.25, + "globalplace_skip_io__mem__peak": 110848.0, + "globalplace_skip_io__runtime__total": "0:00.25", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 2, + "globalroute__clock__skew__hold": 0.52483, + "globalroute__clock__skew__setup": 0.526861, + "globalroute__cpu__total": 31.1, "globalroute__design__core__area": 121187, - "globalroute__design__die__area": 1102500.0, - "globalroute__design__instance__area": 37144.4, + "globalroute__design__die__area": 1103630.0, + "globalroute__design__instance__area": 36603.7, "globalroute__design__instance__area__cover": 98000, "globalroute__design__instance__area__macros": 21794.6, "globalroute__design__instance__area__padcells": 424800, - "globalroute__design__instance__area__stdcell": 15349.8, - "globalroute__design__instance__count": 1089, + "globalroute__design__instance__area__stdcell": 14809.1, + "globalroute__design__instance__count": 980, "globalroute__design__instance__count__cover": 20, "globalroute__design__instance__count__hold_buffer": 0, "globalroute__design__instance__count__macros": 1, "globalroute__design__instance__count__padcells": 48, "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 1020, + "globalroute__design__instance__count__stdcell": 911, "globalroute__design__instance__displacement__max": 0, "globalroute__design__instance__displacement__mean": 0, "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.306504, - "globalroute__design__instance__utilization__stdcell": 0.154436, + "globalroute__design__instance__utilization": 0.302042, + "globalroute__design__instance__utilization__stdcell": 0.148996, "globalroute__design__io": 20, + "globalroute__design__nets": 953, "globalroute__design__rows": 133, - "globalroute__design__rows:CoreSite": 133, - "globalroute__design__sites": 53754, - "globalroute__design__sites:CoreSite": 53754, + "globalroute__design__rows__CoreSite": 133, + "globalroute__design__sites": 53795, + "globalroute__design__sites__CoreSite": 53795, "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 2.72, "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 11, - "globalroute__mem__peak": 751424.0, - "globalroute__power__internal__total": 5.83437e-05, - "globalroute__power__leakage__total": 6.16393e-07, - "globalroute__power__switching__total": 1.5735e-05, - "globalroute__power__total": 7.46951e-05, - "globalroute__route__net": 1062, - "globalroute__route__net__special": 24, - "globalroute__route__wirelength__estimated": 32399.4, - "globalroute__runtime__total": "0:05.61", - "globalroute__timing__clock__slack": 3.812, + "globalroute__flow__warnings__count": 85, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__DRT-0419": 70, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__count__STA-1140": 3, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 1.148e-05, + "globalroute__global_route__fastroute__finalization_s": 0.00114774, + "globalroute__global_route__fastroute__initial_rsmt_s": 1.781e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00208413, + "globalroute__global_route__fastroute__new_route_l_s": 2.6e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.7e-07, + "globalroute__global_route__fastroute__route_l_s": 1.519e-05, + "globalroute__global_route__fastroute__route_z_s": 5.53e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 4.93e-06, + "globalroute__global_route__vias": 9, + "globalroute__global_route__wirelength": 51120, + "globalroute__mem__peak": 293740.0, + "globalroute__power__internal__total": 0.000293177, + "globalroute__power__leakage__total": 5.89431e-07, + "globalroute__power__switching__total": 0.000357417, + "globalroute__power__total": 0.000651184, + "globalroute__route__net": 933, + "globalroute__route__net__special": 20, + "globalroute__route__wirelength__estimated": 31079.1, + "globalroute__runtime__total": "0:02.72", + "globalroute__timing__clock__slack": "N/A", "globalroute__timing__drv__hold_violation_count": 0, "globalroute__timing__drv__max_cap": 27, "globalroute__timing__drv__max_cap_limit": -9.58431, - "globalroute__timing__drv__max_fanout": 3, + "globalroute__timing__drv__max_fanout": 1, "globalroute__timing__drv__max_fanout_limit": 8, "globalroute__timing__drv__max_slew": 25, - "globalroute__timing__drv__max_slew_limit": -5.32154, + "globalroute__timing__drv__max_slew_limit": -5.32164, "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 259751000.0, + "globalroute__timing__fmax__clock__clk_core": 259751000.0, "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0494376, + "globalroute__timing__hold__ws": 0.0535882, "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 3.81203, - "placeopt__cpu__total": 1.15, + "globalroute__timing__setup__ws": 7.94037, + "globalroute__utilizatin__before__dpl": 30.2042, + "placeopt__cpu__total": 0.76, "placeopt__design__core__area": 121187, - "placeopt__design__die__area": 1102500.0, - "placeopt__design__instance__area": 34050.8, + "placeopt__design__die__area": 1103630.0, + "placeopt__design__instance__area": 34201.4, "placeopt__design__instance__area__cover": 98000, "placeopt__design__instance__area__macros": 21794.6, "placeopt__design__instance__area__padcells": 424800, - "placeopt__design__instance__area__stdcell": 12256.3, - "placeopt__design__instance__count": 924, + "placeopt__design__instance__area__stdcell": 12406.9, + "placeopt__design__instance__count": 920, "placeopt__design__instance__count__cover": 20, "placeopt__design__instance__count__macros": 1, "placeopt__design__instance__count__padcells": 48, - "placeopt__design__instance__count__stdcell": 855, - "placeopt__design__instance__utilization": 0.280977, - "placeopt__design__instance__utilization__stdcell": 0.123311, + "placeopt__design__instance__count__stdcell": 851, + "placeopt__design__instance__utilization": 0.282219, + "placeopt__design__instance__utilization__stdcell": 0.124827, "placeopt__design__io": 20, + "placeopt__design__nets": 901, "placeopt__design__rows": 133, - "placeopt__design__rows:CoreSite": 133, - "placeopt__design__sites": 53754, - "placeopt__design__sites:CoreSite": 53754, + "placeopt__design__rows__CoreSite": 133, + "placeopt__design__sites": 53795, + "placeopt__design__sites__CoreSite": 53795, + "placeopt__elapsed_seconds": 0.68, "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 2, - "placeopt__mem__peak": 641056.0, - "placeopt__power__internal__total": 3.35075e-05, - "placeopt__power__leakage__total": 3.57528e-07, - "placeopt__power__switching__total": 1.18703e-05, - "placeopt__power__total": 4.57353e-05, - "placeopt__runtime__total": "0:00.88", + "placeopt__flow__warnings__count": 4, + "placeopt__flow__warnings__count__RSZ-0020": 1, + "placeopt__flow__warnings__count__STA-1140": 3, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 132376.0, + "placeopt__power__internal__total": 0.000270605, + "placeopt__power__leakage__total": 3.45118e-07, + "placeopt__power__switching__total": 0.000348033, + "placeopt__power__total": 0.000618982, + "placeopt__runtime__total": "0:00.68", "placeopt__timing__drv__floating__nets": 4, "placeopt__timing__drv__floating__pins": 0, "placeopt__timing__drv__hold_violation_count": 0, @@ -367,17 +458,19 @@ "placeopt__timing__drv__max_fanout": 0, "placeopt__timing__drv__max_fanout_limit": 8, "placeopt__timing__drv__max_slew": 25, - "placeopt__timing__drv__max_slew_limit": -5.32153, + "placeopt__timing__drv__max_slew_limit": -5.32164, "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 285115000.0, + "placeopt__timing__fmax__clock__clk_core": 285115000.0, "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.0627901, + "placeopt__timing__hold__ws": 0.0685759, "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 3.44505, + "placeopt__timing__setup__ws": 7.62568, "run__flow__design": "i2c-gpio-expander", - "run__flow__generate_date": "2025-06-27 17:15", + "run__flow__generate_date": "2026-06-17 07:51", "run__flow__metrics_version": "Metrics_2.1.2", "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "v2.0-18663-g4a7c6dd8f", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", "run__flow__platform": "ihp-sg13g2", "run__flow__platform__capacitance_units": "1pF", "run__flow__platform__current_units": "1uA", @@ -386,14 +479,38 @@ "run__flow__platform__resistance_units": "1kohm", "run__flow__platform__time_units": "1ns", "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "2b92477257a655e1c3d56c83372e3ea6262fc7e1", - "run__flow__scripts_commit": "2b92477257a655e1c3d56c83372e3ea6262fc7e1", - "run__flow__uuid": "a55e4f22-7f3b-48eb-84a6-b10f6fde9a2a", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "049a8718-7796-4604-82fb-adeb3cbd3e7f", "run__flow__variant": "base", - "synth__cpu__total": 0.88, - "synth__design__instance__area__stdcell": 253699.051, - "synth__design__instance__count__stdcell": 702.0, - "synth__mem__peak": 26056.0, - "synth__runtime__total": "0:00.90", - "total_time": "0:00:18.900000" + "synth__canonical_netlist__hash": "2145f9fd37063135e1bf5bef2eb081c962b4c279", + "synth__cpu__total": 0.67, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 33134.6, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 21794.6, + "synth__design__instance__area__padcells": 288000, + "synth__design__instance__area__stdcell": 11340, + "synth__design__instance__count": 715, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 1, + "synth__design__instance__count__padcells": 20, + "synth__design__instance__count__stdcell": 694, + "synth__design__io": 16, + "synth__design__nets": 740, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 0.82, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 6, + "synth__flow__warnings__count__ODB-0229": 2, + "synth__flow__warnings__count__STA-0347": 1, + "synth__flow__warnings__count__STA-1140": 3, + "synth__flow__warnings__type_count": 3, + "synth__mem__peak": 34360.0, + "synth__netlist__hash": "e9b3e4abd3ee516a83a28b91bda7e49828af43df", + "synth__runtime__total": "0:00.82", + "total_elapsed_seconds": 16.07, + "total_time": "0:00:16.070000" } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json b/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json new file mode 100644 index 0000000000..cc28ef8e9b --- /dev/null +++ b/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json @@ -0,0 +1,590 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 8.0000", + "vclk_core_clock: 8.0000" + ], + "cts__clock__skew__hold": 0.0973205, + "cts__clock__skew__setup": 0.095617, + "cts__cpu__total": 35.32, + "cts__design__core__area": 343947, + "cts__design__die__area": 387780, + "cts__design__instance__area": 284529, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 284529, + "cts__design__instance__count": 18027, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 18027, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.827247, + "cts__design__instance__utilization__stdcell": 0.827247, + "cts__design__io": 266, + "cts__design__nets": 18170, + "cts__design__rows": 155, + "cts__design__rows__CoreSite": 155, + "cts__design__sites": 189565, + "cts__design__sites__CoreSite": 189565, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 12.01, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 3, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__STA-0101": 2, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 288668.0, + "cts__power__internal__total": 0.0312427, + "cts__power__leakage__total": 3.67005e-06, + "cts__power__switching__total": 0.017964, + "cts__power__total": 0.0492104, + "cts__route__wirelength__estimated": 769641, + "cts__runtime__total": "0:12.01", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.53332, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 8, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.561, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 152320000.0, + "cts__timing__fmax__clock__core_clock": 129832000.0, + "cts__timing__fmax__clock__vclk_core_clock": 152320000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.276875, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.297718, + "cts__utilizatin__before__dpl": 82.7247, + "design__io__hpwl": 53629871, + "design__violations": 0, + "detailedplace__cpu__total": 16.01, + "detailedplace__design__core__area": 343947, + "detailedplace__design__die__area": 387780, + "detailedplace__design__instance__area": 266777, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 266777, + "detailedplace__design__instance__count": 17633, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 17633, + "detailedplace__design__instance__displacement__max": 42.736, + "detailedplace__design__instance__displacement__mean": 4.418, + "detailedplace__design__instance__displacement__total": 77907.6, + "detailedplace__design__instance__utilization": 0.775634, + "detailedplace__design__instance__utilization__stdcell": 0.775634, + "detailedplace__design__io": 266, + "detailedplace__design__nets": 17793, + "detailedplace__design__rows": 155, + "detailedplace__design__rows__CoreSite": 155, + "detailedplace__design__sites": 189565, + "detailedplace__design__sites__CoreSite": 189565, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 75295400.0, + "detailedplace__dpl__hpwl__delta__percent": 13, + "detailedplace__elapsed_seconds": 10.72, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 226728.0, + "detailedplace__power__internal__total": 0.0154927, + "detailedplace__power__leakage__total": 3.12806e-06, + "detailedplace__power__switching__total": 0.00752379, + "detailedplace__power__total": 0.0230196, + "detailedplace__route__wirelength__estimated": 643647, + "detailedplace__runtime__total": "0:10.72", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.538108, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 8, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.561, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 155012000.0, + "detailedplace__timing__fmax__clock__core_clock": 134918000.0, + "detailedplace__timing__fmax__clock__vclk_core_clock": 155012000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.154537, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.588115, + "detailedplace__utilizatin__before__dpl": 77.5634, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 12, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00010411, + "detailedroute__global_route__fastroute__finalization_s": 0.00899407, + "detailedroute__global_route__fastroute__initial_rsmt_s": 8.236e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00157929, + "detailedroute__global_route__fastroute__new_route_l_s": 2.925e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 0.00138458, + "detailedroute__global_route__fastroute__route_l_s": 0.00012207, + "detailedroute__global_route__fastroute__route_z_s": 9.06e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.5329e-05, + "detailedroute__global_route__vias": 197, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 568, + "detailedroute__route__drc_errors__iter__1": 131, + "detailedroute__route__drc_errors__iter__10": 4, + "detailedroute__route__drc_errors__iter__11": 4, + "detailedroute__route__drc_errors__iter__15": 4, + "detailedroute__route__drc_errors__iter__16": 4, + "detailedroute__route__drc_errors__iter__17": 4, + "detailedroute__route__drc_errors__iter__18": 4, + "detailedroute__route__drc_errors__iter__19": 4, + "detailedroute__route__drc_errors__iter__2": 129, + "detailedroute__route__drc_errors__iter__20": 4, + "detailedroute__route__drc_errors__iter__21": 4, + "detailedroute__route__drc_errors__iter__23": 4, + "detailedroute__route__drc_errors__iter__24": 4, + "detailedroute__route__drc_errors__iter__25": 4, + "detailedroute__route__drc_errors__iter__26": 4, + "detailedroute__route__drc_errors__iter__27": 4, + "detailedroute__route__drc_errors__iter__3": 29, + "detailedroute__route__drc_errors__iter__30": 4, + "detailedroute__route__drc_errors__iter__31": 4, + "detailedroute__route__drc_errors__iter__32": 4, + "detailedroute__route__drc_errors__iter__33": 4, + "detailedroute__route__drc_errors__iter__34": 4, + "detailedroute__route__drc_errors__iter__35": 4, + "detailedroute__route__drc_errors__iter__37": 4, + "detailedroute__route__drc_errors__iter__38": 4, + "detailedroute__route__drc_errors__iter__39": 4, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__drc_errors__iter__40": 4, + "detailedroute__route__drc_errors__iter__41": 4, + "detailedroute__route__drc_errors__iter__42": 4, + "detailedroute__route__drc_errors__iter__43": 0, + "detailedroute__route__drc_errors__iter__5": 18, + "detailedroute__route__drc_errors__iter__6": 18, + "detailedroute__route__drc_errors__iter__7": 4, + "detailedroute__route__drc_errors__iter__8": 4, + "detailedroute__route__drc_errors__iter__9": 4, + "detailedroute__route__net": 18170, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 150294, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 150294, + "detailedroute__route__wirelength": 884871, + "detailedroute__route__wirelength__iter__0": 885023, + "detailedroute__route__wirelength__iter__1": 884920, + "detailedroute__route__wirelength__iter__10": 884633, + "detailedroute__route__wirelength__iter__11": 884643, + "detailedroute__route__wirelength__iter__15": 884643, + "detailedroute__route__wirelength__iter__16": 884640, + "detailedroute__route__wirelength__iter__17": 884640, + "detailedroute__route__wirelength__iter__18": 884640, + "detailedroute__route__wirelength__iter__19": 884640, + "detailedroute__route__wirelength__iter__2": 884908, + "detailedroute__route__wirelength__iter__20": 884640, + "detailedroute__route__wirelength__iter__21": 884637, + "detailedroute__route__wirelength__iter__23": 884637, + "detailedroute__route__wirelength__iter__24": 884637, + "detailedroute__route__wirelength__iter__25": 884637, + "detailedroute__route__wirelength__iter__26": 884637, + "detailedroute__route__wirelength__iter__27": 884638, + "detailedroute__route__wirelength__iter__3": 884869, + "detailedroute__route__wirelength__iter__30": 884638, + "detailedroute__route__wirelength__iter__31": 884638, + "detailedroute__route__wirelength__iter__32": 884638, + "detailedroute__route__wirelength__iter__33": 884638, + "detailedroute__route__wirelength__iter__34": 884638, + "detailedroute__route__wirelength__iter__35": 884638, + "detailedroute__route__wirelength__iter__37": 884638, + "detailedroute__route__wirelength__iter__38": 884638, + "detailedroute__route__wirelength__iter__39": 884638, + "detailedroute__route__wirelength__iter__4": 884871, + "detailedroute__route__wirelength__iter__40": 884638, + "detailedroute__route__wirelength__iter__41": 884638, + "detailedroute__route__wirelength__iter__42": 884638, + "detailedroute__route__wirelength__iter__43": 884691, + "detailedroute__route__wirelength__iter__5": 884623, + "detailedroute__route__wirelength__iter__6": 884623, + "detailedroute__route__wirelength__iter__7": 884631, + "detailedroute__route__wirelength__iter__8": 884631, + "detailedroute__route__wirelength__iter__9": 884633, + "detailedroute__utilizatin__before__dpl": 82.7605, + "finish__clock__skew__hold": 0.0736981, + "finish__clock__skew__setup": 0.0742394, + "finish__cpu__total": 44.75, + "finish__design__core__area": 343947, + "finish__design__die__area": 387780, + "finish__design__instance__area": 284652, + "finish__design__instance__area__class__antenna_cell": 92.5344, + "finish__design__instance__area__class__clock_buffer": 17735.8, + "finish__design__instance__area__class__clock_inverter": 16.3296, + "finish__design__instance__area__class__fill_cell": 59294.6, + "finish__design__instance__area__class__inverter": 2278.89, + "finish__design__instance__area__class__multi_input_combinational_cell": 149138, + "finish__design__instance__area__class__sequential_cell": 94976.6, + "finish__design__instance__area__class__timing_repair_buffer": 20413.8, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 284652, + "finish__design__instance__count": 29036, + "finish__design__instance__count__class__antenna_cell": 17, + "finish__design__instance__count__class__clock_buffer": 391, + "finish__design__instance__count__class__clock_inverter": 3, + "finish__design__instance__count__class__fill_cell": 10990, + "finish__design__instance__count__class__inverter": 418, + "finish__design__instance__count__class__multi_input_combinational_cell": 12644, + "finish__design__instance__count__class__sequential_cell": 1939, + "finish__design__instance__count__class__timing_repair_buffer": 2634, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 18046, + "finish__design__instance__utilization": 0.827605, + "finish__design__instance__utilization__stdcell": 0.827605, + "finish__design__io": 266, + "finish__design__nets": 18172, + "finish__design__rows": 155, + "finish__design__rows__CoreSite": 155, + "finish__design__sites": 189565, + "finish__design__sites__CoreSite": 189565, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.1994, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000555306, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00911884, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00946965, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.19088, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00946965, + "finish__elapsed_seconds": 22.41, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 599612.0, + "finish__power__internal__total": 0.0312701, + "finish__power__leakage__total": 6.10929e-06, + "finish__power__switching__total": 0.0190723, + "finish__power__total": 0.0503486, + "finish__runtime__total": "0:22.41", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.501246, + "finish__timing__drv__max_fanout": 1, + "finish__timing__drv__max_fanout_limit": 8, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.511752, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 148597000.0, + "finish__timing__fmax__clock__core_clock": 127215000.0, + "finish__timing__fmax__clock__vclk_core_clock": 148597000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.278486, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 0.139308, + "finish__timing__wns_percent_delay": 1.627489, + "finish_merge__cpu__total": 2.26, + "finish_merge__elapsed_seconds": 2.52, + "finish_merge__mem__peak": 514344.0, + "finish_merge__runtime__total": "0:02.52", + "floorplan__cpu__total": 132.22, + "floorplan__design__core__area": 343947, + "floorplan__design__die__area": 387780, + "floorplan__design__instance__area": 246437, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 246437, + "floorplan__design__instance__count": 15007, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 15007, + "floorplan__design__instance__count__swapped_arithmetic_operator": 2, + "floorplan__design__instance__utilization": 0.716498, + "floorplan__design__instance__utilization__stdcell": 0.716498, + "floorplan__design__io": 264, + "floorplan__design__nets": 15165, + "floorplan__design__rows": 155, + "floorplan__design__rows__CoreSite": 155, + "floorplan__design__sites": 189565, + "floorplan__design__sites__CoreSite": 189565, + "floorplan__elapsed_seconds": 64.38, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 194048.0, + "floorplan__power__internal__total": 0.0159995, + "floorplan__power__leakage__total": 2.79522e-06, + "floorplan__power__switching__total": 0.00343007, + "floorplan__power__total": 0.0194324, + "floorplan__runtime__total": "1:04.38", + "floorplan__timing__fmax": 176744000.0, + "floorplan__timing__fmax__clock__core_clock": 69031000.0, + "floorplan__timing__fmax__clock__vclk_core_clock": 176744000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.152518, + "floorplan__timing__setup__tns": -1913.78, + "floorplan__timing__setup__ws": -6.48625, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 112.77, + "globalplace__design__core__area": 343947, + "globalplace__design__die__area": 387780, + "globalplace__design__instance__area": 266769, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 266769, + "globalplace__design__instance__count": 17632, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 17632, + "globalplace__design__instance__utilization": 0.775613, + "globalplace__design__instance__utilization__stdcell": 0.775613, + "globalplace__design__io": 266, + "globalplace__design__nets": 17792, + "globalplace__design__rows": 155, + "globalplace__design__rows__CoreSite": 155, + "globalplace__design__sites": 189565, + "globalplace__design__sites__CoreSite": 189565, + "globalplace__elapsed_seconds": 22.99, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 381792.0, + "globalplace__power__internal__total": 0.0154905, + "globalplace__power__leakage__total": 3.12794e-06, + "globalplace__power__switching__total": 0.00732771, + "globalplace__power__total": 0.0228214, + "globalplace__runtime__total": "0:22.99", + "globalplace__timing__fmax": 155650000.0, + "globalplace__timing__fmax__clock__core_clock": 136307000.0, + "globalplace__timing__fmax__clock__vclk_core_clock": 155650000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.153716, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0.663634, + "globalplace_io__cpu__total": 0.25, + "globalplace_io__elapsed_seconds": 0.29, + "globalplace_io__mem__peak": 136888.0, + "globalplace_io__runtime__total": "0:00.29", + "globalplace_skip_io__cpu__total": 58.79, + "globalplace_skip_io__elapsed_seconds": 2.3, + "globalplace_skip_io__mem__peak": 158996.0, + "globalplace_skip_io__runtime__total": "0:02.30", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 5, + "globalroute__clock__skew__hold": 0.018384, + "globalroute__clock__skew__setup": 0.0178205, + "globalroute__cpu__total": 439.58, + "globalroute__design__core__area": 343947, + "globalroute__design__die__area": 387780, + "globalroute__design__instance__area": 284587, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 284587, + "globalroute__design__instance__count": 18034, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 2, + "globalroute__design__instance__count__stdcell": 18034, + "globalroute__design__instance__displacement__max": 7.14, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 25.68, + "globalroute__design__instance__utilization": 0.827415, + "globalroute__design__instance__utilization__stdcell": 0.827415, + "globalroute__design__io": 266, + "globalroute__design__nets": 18172, + "globalroute__design__rows": 155, + "globalroute__design__rows__CoreSite": 155, + "globalroute__design__sites": 189565, + "globalroute__design__sites__CoreSite": 189565, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 15967, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 29.27, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 48, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0104": 35, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0021904, + "globalroute__global_route__fastroute__finalization_s": 0.0794311, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00116127, + "globalroute__global_route__fastroute__monotonic_s": 0.0047769, + "globalroute__global_route__fastroute__new_route_l_s": 0.0005702, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, + "globalroute__global_route__fastroute__route_l_s": 0.00101008, + "globalroute__global_route__fastroute__route_z_s": 8.507e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.000694609, + "globalroute__global_route__vias": 4678, + "globalroute__global_route__wirelength": 1212278, + "globalroute__mem__peak": 585504.0, + "globalroute__power__internal__total": 0.0312798, + "globalroute__power__leakage__total": 3.67097e-06, + "globalroute__power__switching__total": 0.0200497, + "globalroute__power__total": 0.0513332, + "globalroute__route__net": 18168, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 769670, + "globalroute__runtime__total": "0:29.27", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.516597, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 8, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.536925, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 145918000.0, + "globalroute__timing__fmax__clock__core_clock": 126620000.0, + "globalroute__timing__fmax__clock__vclk_core_clock": 145918000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.287041, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0.102377, + "globalroute__utilizatin__before__dpl": 82.7415, + "placeopt__cpu__total": 17.09, + "placeopt__design__core__area": 343947, + "placeopt__design__die__area": 387780, + "placeopt__design__instance__area": 266777, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 266777, + "placeopt__design__instance__count": 17633, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 17633, + "placeopt__design__instance__utilization": 0.775634, + "placeopt__design__instance__utilization__stdcell": 0.775634, + "placeopt__design__io": 266, + "placeopt__design__nets": 17793, + "placeopt__design__rows": 155, + "placeopt__design__rows__CoreSite": 155, + "placeopt__design__sites": 189565, + "placeopt__design__sites__CoreSite": 189565, + "placeopt__elapsed_seconds": 10.04, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 208496.0, + "placeopt__power__internal__total": 0.0154905, + "placeopt__power__leakage__total": 3.12806e-06, + "placeopt__power__switching__total": 0.00732771, + "placeopt__power__total": 0.0228214, + "placeopt__runtime__total": "0:10.04", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.537529, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 8, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.557492, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 155650000.0, + "placeopt__timing__fmax__clock__core_clock": 136307000.0, + "placeopt__timing__fmax__clock__vclk_core_clock": 155650000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.153716, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0.663634, + "run__flow__design": "ibex", + "run__flow__generate_date": "2026-06-17 08:24", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "ihp-sg13g2", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1uA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "a384bd5c-d9e7-4c2b-bc04-7286e9d3cc0c", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "baa8886b2d156c1dff12efae38c38956730bb00a", + "synth__cpu__total": 48.6, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 241792, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 241792, + "synth__design__instance__count": 14531, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 14531, + "synth__design__io": 264, + "synth__design__nets": 14689, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 48.53, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 97088.0, + "synth__netlist__hash": "c7cf43cf1bf4c698e7c304853e39fc9cb4f2e3c4", + "synth__runtime__total": "0:48.53", + "total_elapsed_seconds": 225.46, + "total_time": "0:03:45.460000" +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json b/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json new file mode 100644 index 0000000000..e3e86de18e --- /dev/null +++ b/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json @@ -0,0 +1,505 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 8.0000", + "vclk_clk: 8.0000" + ], + "cts__clock__skew__hold": 0.295752, + "cts__clock__skew__setup": 0.295752, + "cts__cpu__total": 55.1, + "cts__design__core__area": 2875050.0, + "cts__design__die__area": 3003620.0, + "cts__design__instance__area": 926859, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 926859, + "cts__design__instance__count": 76802, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 76802, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.32238, + "cts__design__instance__utilization__stdcell": 0.32238, + "cts__design__io": 49, + "cts__design__nets": 76768, + "cts__design__rows": 448, + "cts__design__rows__CoreSite": 448, + "cts__design__sites": 1584576, + "cts__design__sites__CoreSite": 1584576, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 30.44, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__STA-0101": 2, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 657524.0, + "cts__power__internal__total": 0.095564, + "cts__power__leakage__total": 1.19265e-05, + "cts__power__switching__total": 0.0816806, + "cts__power__total": 0.177257, + "cts__route__wirelength__estimated": 2615370.0, + "cts__runtime__total": "0:30.44", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.131578, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 8, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.172299, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 140102000.0, + "cts__timing__fmax__clock__clk": 140102000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.152006, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.862358, + "cts__utilizatin__before__dpl": 32.238, + "design__io__hpwl": 15343563, + "design__violations": 0, + "detailedplace__cpu__total": 52.92, + "detailedplace__design__core__area": 2875050.0, + "detailedplace__design__die__area": 3003620.0, + "detailedplace__design__instance__area": 890498, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 890498, + "detailedplace__design__instance__count": 75988, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 75988, + "detailedplace__design__instance__displacement__max": 7.847, + "detailedplace__design__instance__displacement__mean": 2.053, + "detailedplace__design__instance__displacement__total": 156004, + "detailedplace__design__instance__utilization": 0.309733, + "detailedplace__design__instance__utilization__stdcell": 0.309733, + "detailedplace__design__io": 49, + "detailedplace__design__nets": 76010, + "detailedplace__design__rows": 448, + "detailedplace__design__rows__CoreSite": 448, + "detailedplace__design__sites": 1584576, + "detailedplace__design__sites__CoreSite": 1584576, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 115165000.0, + "detailedplace__dpl__hpwl__delta__percent": 5, + "detailedplace__elapsed_seconds": 38.27, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 630984.0, + "detailedplace__power__internal__total": 0.0812418, + "detailedplace__power__leakage__total": 1.08179e-05, + "detailedplace__power__switching__total": 0.072371, + "detailedplace__power__total": 0.153624, + "detailedplace__route__wirelength__estimated": 2588040.0, + "detailedplace__runtime__total": "0:38.27", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.132166, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 8, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.173964, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 141809000.0, + "detailedplace__timing__fmax__clock__clk": 141809000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.205426, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.948275, + "detailedplace__utilizatin__before__dpl": 30.9733, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 116, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 11, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00022618, + "detailedroute__global_route__fastroute__finalization_s": 0.0068589, + "detailedroute__global_route__fastroute__initial_rsmt_s": 6.04e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00196055, + "detailedroute__global_route__fastroute__new_route_l_s": 3.305e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 1.205e-05, + "detailedroute__global_route__fastroute__route_l_s": 0.0001001, + "detailedroute__global_route__fastroute__route_z_s": 1.336e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.445e-05, + "detailedroute__global_route__vias": 119, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 247, + "detailedroute__route__drc_errors__iter__1": 47, + "detailedroute__route__drc_errors__iter__2": 34, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 76766, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 508752, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 508752, + "detailedroute__route__wirelength": 3006117, + "detailedroute__route__wirelength__iter__0": 3006235, + "detailedroute__route__wirelength__iter__1": 3006165, + "detailedroute__route__wirelength__iter__2": 3006156, + "detailedroute__route__wirelength__iter__3": 3006117, + "detailedroute__route__wirelength__iter__4": 3006171, + "detailedroute__route__wirelength__iter__5": 3006147, + "detailedroute__utilizatin__before__dpl": 32.2686, + "finish__clock__skew__hold": 0.140734, + "finish__clock__skew__setup": 0.140734, + "finish__cpu__total": 188.81, + "finish__design__core__area": 2875050.0, + "finish__design__die__area": 3003620.0, + "finish__design__instance__area": 927741, + "finish__design__instance__area__class__antenna_cell": 881.798, + "finish__design__instance__area__class__clock_buffer": 36266.2, + "finish__design__instance__area__class__clock_inverter": 94.3488, + "finish__design__instance__area__class__fill_cell": 1947310.0, + "finish__design__instance__area__class__inverter": 17126.1, + "finish__design__instance__area__class__multi_input_combinational_cell": 614563, + "finish__design__instance__area__class__sequential_cell": 214767, + "finish__design__instance__area__class__timing_repair_buffer": 44042.7, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 927741, + "finish__design__instance__count": 271457, + "finish__design__instance__count__class__antenna_cell": 162, + "finish__design__instance__count__class__clock_buffer": 800, + "finish__design__instance__count__class__clock_inverter": 14, + "finish__design__instance__count__class__fill_cell": 194493, + "finish__design__instance__count__class__inverter": 2981, + "finish__design__instance__count__class__multi_input_combinational_cell": 62648, + "finish__design__instance__count__class__sequential_cell": 4384, + "finish__design__instance__count__class__timing_repair_buffer": 5975, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 76964, + "finish__design__instance__utilization": 0.322686, + "finish__design__instance__utilization__stdcell": 0.322686, + "finish__design__io": 49, + "finish__design__nets": 76768, + "finish__design__rows": 448, + "finish__design__rows__CoreSite": 448, + "finish__design__sites": 1584576, + "finish__design__sites__CoreSite": 1584576, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19963, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000331095, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0201873, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00526092, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.17981, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00526092, + "finish__elapsed_seconds": 168.88, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 3216736.0, + "finish__power__internal__total": 0.0955354, + "finish__power__leakage__total": 0.000125148, + "finish__power__switching__total": 0.0788093, + "finish__power__total": 0.17447, + "finish__runtime__total": "2:48.88", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.163267, + "finish__timing__drv__max_fanout": 22, + "finish__timing__drv__max_fanout_limit": 8, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.275834, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 143436000.0, + "finish__timing__fmax__clock__clk": 143436000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.206447, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 1.02827, + "finish__timing__wns_percent_delay": 13.465769, + "finish_merge__cpu__total": 5.8, + "finish_merge__elapsed_seconds": 6.27, + "finish_merge__mem__peak": 826436.0, + "finish_merge__runtime__total": "0:06.27", + "floorplan__cpu__total": 21.88, + "floorplan__design__core__area": 2875050.0, + "floorplan__design__die__area": 3003620.0, + "floorplan__design__instance__area": 846450, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 846450, + "floorplan__design__instance__count": 70013, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 70013, + "floorplan__design__instance__utilization": 0.294412, + "floorplan__design__instance__utilization__stdcell": 0.294412, + "floorplan__design__io": 47, + "floorplan__design__nets": 70033, + "floorplan__design__rows": 448, + "floorplan__design__rows__CoreSite": 448, + "floorplan__design__sites": 1584576, + "floorplan__design__sites__CoreSite": 1584576, + "floorplan__elapsed_seconds": 14.31, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 1, + "floorplan__mem__peak": 564600.0, + "floorplan__power__internal__total": 0.0922484, + "floorplan__power__leakage__total": 1.01335e-05, + "floorplan__power__switching__total": 0.0390884, + "floorplan__power__total": 0.131347, + "floorplan__runtime__total": "0:14.31", + "floorplan__timing__fmax": 17363500.0, + "floorplan__timing__fmax__clock__clk": 17363500.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.192757, + "floorplan__timing__setup__tns": -58365.2, + "floorplan__timing__setup__ws": -49.5919, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 465.98, + "globalplace__design__core__area": 2875050.0, + "globalplace__design__die__area": 3003620.0, + "globalplace__design__instance__area": 890357, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 890357, + "globalplace__design__instance__count": 75982, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 75982, + "globalplace__design__instance__utilization": 0.309683, + "globalplace__design__instance__utilization__stdcell": 0.309683, + "globalplace__design__io": 49, + "globalplace__design__nets": 76004, + "globalplace__design__rows": 448, + "globalplace__design__rows__CoreSite": 448, + "globalplace__design__sites": 1584576, + "globalplace__design__sites__CoreSite": 1584576, + "globalplace__elapsed_seconds": 89.75, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 1043596.0, + "globalplace__power__internal__total": 0.0812405, + "globalplace__power__leakage__total": 1.08139e-05, + "globalplace__power__switching__total": 0.0724906, + "globalplace__power__total": 0.153742, + "globalplace__runtime__total": "1:29.75", + "globalplace__timing__fmax": 142060000.0, + "globalplace__timing__fmax__clock__clk": 142060000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.205423, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0.960713, + "globalplace_io__cpu__total": 0.47, + "globalplace_io__elapsed_seconds": 0.65, + "globalplace_io__mem__peak": 263672.0, + "globalplace_io__runtime__total": "0:00.65", + "globalplace_skip_io__cpu__total": 235.52, + "globalplace_skip_io__elapsed_seconds": 14.61, + "globalplace_skip_io__mem__peak": 378064.0, + "globalplace_skip_io__runtime__total": "0:14.61", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 46, + "globalroute__clock__skew__hold": 0.0650899, + "globalroute__clock__skew__setup": 0.0650899, + "globalroute__cpu__total": 1039.25, + "globalroute__design__core__area": 2875050.0, + "globalroute__design__die__area": 3003620.0, + "globalroute__design__instance__area": 927109, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 927109, + "globalroute__design__instance__count": 76848, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 76848, + "globalroute__design__instance__displacement__max": 0, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0, + "globalroute__design__instance__utilization": 0.322467, + "globalroute__design__instance__utilization__stdcell": 0.322467, + "globalroute__design__io": 49, + "globalroute__design__nets": 76768, + "globalroute__design__rows": 448, + "globalroute__design__rows__CoreSite": 448, + "globalroute__design__sites": 1584576, + "globalroute__design__sites__CoreSite": 1584576, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 78.58, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 12, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 3, + "globalroute__global_route__fastroute__congestion_rsmt_s": 7.176e-05, + "globalroute__global_route__fastroute__finalization_s": 0.0122149, + "globalroute__global_route__fastroute__initial_rsmt_s": 5.372e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00707302, + "globalroute__global_route__fastroute__new_route_l_s": 3.164e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 5.6e-07, + "globalroute__global_route__fastroute__route_l_s": 8.131e-05, + "globalroute__global_route__fastroute__route_z_s": 6.09e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 5.031e-05, + "globalroute__global_route__vias": 47, + "globalroute__global_route__wirelength": 4114656, + "globalroute__mem__peak": 1502220.0, + "globalroute__power__internal__total": 0.0956855, + "globalroute__power__leakage__total": 1.19267e-05, + "globalroute__power__switching__total": 0.0945586, + "globalroute__power__total": 0.190256, + "globalroute__route__net": 76766, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 2615370.0, + "globalroute__runtime__total": "1:18.58", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.103507, + "globalroute__timing__drv__max_fanout": 5, + "globalroute__timing__drv__max_fanout_limit": 8, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.127902, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 135699000.0, + "globalroute__timing__fmax__clock__clk": 135699000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.218536, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0.63076, + "globalroute__utilizatin__before__dpl": 32.2467, + "placeopt__cpu__total": 41.5, + "placeopt__design__core__area": 2875050.0, + "placeopt__design__die__area": 3003620.0, + "placeopt__design__instance__area": 890498, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 890498, + "placeopt__design__instance__count": 75988, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 75988, + "placeopt__design__instance__utilization": 0.309733, + "placeopt__design__instance__utilization__stdcell": 0.309733, + "placeopt__design__io": 49, + "placeopt__design__nets": 76010, + "placeopt__design__rows": 448, + "placeopt__design__rows__CoreSite": 448, + "placeopt__design__sites": 1584576, + "placeopt__design__sites__CoreSite": 1584576, + "placeopt__elapsed_seconds": 26.64, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 497560.0, + "placeopt__power__internal__total": 0.0812458, + "placeopt__power__leakage__total": 1.08179e-05, + "placeopt__power__switching__total": 0.0724919, + "placeopt__power__total": 0.153749, + "placeopt__runtime__total": "0:26.64", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.137506, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 8, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.229786, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 142060000.0, + "placeopt__timing__fmax__clock__clk": 142060000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.205423, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0.960713, + "run__flow__design": "jpeg", + "run__flow__generate_date": "2026-06-17 08:12", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "ihp-sg13g2", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1uA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "d29d477f-39b2-461d-b6f9-e44781f8eae8", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "d3f3846909d24de41ed7f1dfcefe047a6e1ed607", + "synth__cpu__total": 110.91, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 1441760.0, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 1441760.0, + "synth__design__instance__count": 135799, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 135799, + "synth__design__io": 47, + "synth__design__nets": 135819, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 106.05, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 513592.0, + "synth__netlist__hash": "11e38d8a9ded5dc5aa8465f4a0920d256ce76287", + "synth__runtime__total": "1:46.05", + "total_elapsed_seconds": 574.45, + "total_time": "0:09:34.450000" +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json b/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json new file mode 100644 index 0000000000..2fc9d23d3a --- /dev/null +++ b/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json @@ -0,0 +1,514 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 6.0000", + "vclk_clk: 6.0000" + ], + "cts__clock__skew__hold": 0.0390559, + "cts__clock__skew__setup": 0.0390559, + "cts__cpu__total": 7.96, + "cts__design__core__area": 344790, + "cts__design__die__area": 389282, + "cts__design__instance__area": 146255, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 146255, + "cts__design__instance__count": 9496, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 9496, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.424186, + "cts__design__instance__utilization__stdcell": 0.424186, + "cts__design__io": 167, + "cts__design__nets": 9560, + "cts__design__rows": 155, + "cts__design__rows__CoreSite": 155, + "cts__design__sites": 190030, + "cts__design__sites__CoreSite": 190030, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 3.4, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 3, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__STA-0101": 2, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 195784.0, + "cts__power__internal__total": 0.0163734, + "cts__power__leakage__total": 1.81523e-06, + "cts__power__switching__total": 0.00486206, + "cts__power__total": 0.0212373, + "cts__route__wirelength__estimated": 337358, + "cts__runtime__total": "0:03.40", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.416686, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 8, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.481931, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 199285000.0, + "cts__timing__fmax__clock__clk": 199285000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.219878, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.982069, + "cts__utilizatin__before__dpl": 42.4186, + "design__io__hpwl": 47531231, + "design__violations": 0, + "detailedplace__cpu__total": 4.23, + "detailedplace__design__core__area": 344790, + "detailedplace__design__die__area": 389282, + "detailedplace__design__instance__area": 137229, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 137229, + "detailedplace__design__instance__count": 9297, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 9297, + "detailedplace__design__instance__displacement__max": 9.729, + "detailedplace__design__instance__displacement__mean": 2.656, + "detailedplace__design__instance__displacement__total": 24699.3, + "detailedplace__design__instance__utilization": 0.398006, + "detailedplace__design__instance__utilization__stdcell": 0.398006, + "detailedplace__design__io": 167, + "detailedplace__design__nets": 9365, + "detailedplace__design__rows": 155, + "detailedplace__design__rows__CoreSite": 155, + "detailedplace__design__sites": 190030, + "detailedplace__design__sites__CoreSite": 190030, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 19812100.0, + "detailedplace__dpl__hpwl__delta__percent": 6, + "detailedplace__elapsed_seconds": 3.15, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 175260.0, + "detailedplace__power__internal__total": 0.0116193, + "detailedplace__power__leakage__total": 1.53953e-06, + "detailedplace__power__switching__total": 0.00241773, + "detailedplace__power__total": 0.0140386, + "detailedplace__route__wirelength__estimated": 326183, + "detailedplace__runtime__total": "0:03.15", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.419397, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 8, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.4861, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 199810000.0, + "detailedplace__timing__fmax__clock__clk": 199810000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.213798, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.995246, + "detailedplace__utilizatin__before__dpl": 39.8006, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 1, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 7.661e-06, + "detailedroute__global_route__fastroute__finalization_s": 3.7636e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 2.6329e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.000807935, + "detailedroute__global_route__fastroute__new_route_l_s": 1.182e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.11e-07, + "detailedroute__global_route__fastroute__route_l_s": 1.1528e-05, + "detailedroute__global_route__fastroute__route_z_s": 4.567e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.185e-06, + "detailedroute__global_route__vias": 6, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 99, + "detailedroute__route__drc_errors__iter__1": 13, + "detailedroute__route__drc_errors__iter__2": 9, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 9558, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 65370, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 65370, + "detailedroute__route__wirelength": 396816, + "detailedroute__route__wirelength__iter__0": 396832, + "detailedroute__route__wirelength__iter__1": 396829, + "detailedroute__route__wirelength__iter__2": 396821, + "detailedroute__route__wirelength__iter__3": 396816, + "detailedroute__route__wirelength__iter__4": 396815, + "detailedroute__utilizatin__before__dpl": 42.4217, + "finish__clock__skew__hold": 0.0346575, + "finish__clock__skew__setup": 0.0346575, + "finish__cpu__total": 17.0, + "finish__design__core__area": 344790, + "finish__design__die__area": 389282, + "finish__design__instance__area": 146266, + "finish__design__instance__area__class__antenna_cell": 10.8864, + "finish__design__instance__area__class__clock_buffer": 9026.64, + "finish__design__instance__area__class__fill_cell": 198524, + "finish__design__instance__area__class__inverter": 1039.65, + "finish__design__instance__area__class__multi_input_combinational_cell": 76057.8, + "finish__design__instance__area__class__sequential_cell": 51732.2, + "finish__design__instance__area__class__timing_repair_buffer": 8398.86, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 146266, + "finish__design__instance__count": 30226, + "finish__design__instance__count__class__antenna_cell": 2, + "finish__design__instance__count__class__clock_buffer": 199, + "finish__design__instance__count__class__fill_cell": 20728, + "finish__design__instance__count__class__inverter": 191, + "finish__design__instance__count__class__multi_input_combinational_cell": 6895, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__timing_repair_buffer": 1155, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 9498, + "finish__design__instance__utilization": 0.424217, + "finish__design__instance__utilization__stdcell": 0.424217, + "finish__design__io": 167, + "finish__design__nets": 9560, + "finish__design__rows": 155, + "finish__design__rows__CoreSite": 155, + "finish__design__sites": 190030, + "finish__design__sites__CoreSite": 190030, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19975, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000249161, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00393251, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00432657, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.19607, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00432657, + "finish__elapsed_seconds": 12.11, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 467024.0, + "finish__power__internal__total": 0.016373, + "finish__power__leakage__total": 1.31801e-05, + "finish__power__switching__total": 0.00482094, + "finish__power__total": 0.0212071, + "finish__runtime__total": "0:12.11", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.442483, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 8, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.46908, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 199047000.0, + "finish__timing__fmax__clock__clk": 199047000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.219819, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 0.97606, + "finish__timing__wns_percent_delay": 17.93675, + "finish_merge__cpu__total": 1.41, + "finish_merge__elapsed_seconds": 1.51, + "finish_merge__mem__peak": 490328.0, + "finish_merge__runtime__total": "0:01.51", + "floorplan__cpu__total": 1.55, + "floorplan__design__core__area": 344790, + "floorplan__design__die__area": 389282, + "floorplan__design__instance__area": 128830, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 128830, + "floorplan__design__instance__count": 8142, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 8142, + "floorplan__design__instance__utilization": 0.373646, + "floorplan__design__instance__utilization__stdcell": 0.373646, + "floorplan__design__io": 165, + "floorplan__design__nets": 8208, + "floorplan__design__rows": 155, + "floorplan__design__rows__CoreSite": 155, + "floorplan__design__sites": 190030, + "floorplan__design__sites__CoreSite": 190030, + "floorplan__elapsed_seconds": 1.27, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 160012.0, + "floorplan__power__internal__total": 0.01147, + "floorplan__power__leakage__total": 1.41187e-06, + "floorplan__power__switching__total": 0.0010925, + "floorplan__power__total": 0.0125639, + "floorplan__runtime__total": "0:01.27", + "floorplan__timing__fmax": 177488000.0, + "floorplan__timing__fmax__clock__clk": 177488000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.202201, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 0.365804, + "flow__errors__count": 0, + "flow__warnings__count": 14, + "flow__warnings__count__FIN-0010": 12, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 3, + "globalplace__cpu__total": 41.83, + "globalplace__design__core__area": 344790, + "globalplace__design__die__area": 389282, + "globalplace__design__instance__area": 137229, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 137229, + "globalplace__design__instance__count": 9297, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 9297, + "globalplace__design__instance__utilization": 0.398006, + "globalplace__design__instance__utilization__stdcell": 0.398006, + "globalplace__design__io": 167, + "globalplace__design__nets": 9365, + "globalplace__design__rows": 155, + "globalplace__design__rows__CoreSite": 155, + "globalplace__design__sites": 190030, + "globalplace__design__sites__CoreSite": 190030, + "globalplace__elapsed_seconds": 6.79, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 379028.0, + "globalplace__power__internal__total": 0.0116191, + "globalplace__power__leakage__total": 1.53953e-06, + "globalplace__power__switching__total": 0.00239267, + "globalplace__power__total": 0.0140134, + "globalplace__runtime__total": "0:06.79", + "globalplace__timing__fmax": 200984000.0, + "globalplace__timing__fmax__clock__clk": 200984000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.214684, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 1.02447, + "globalplace_io__cpu__total": 0.13, + "globalplace_io__elapsed_seconds": 0.15, + "globalplace_io__mem__peak": 122804.0, + "globalplace_io__runtime__total": "0:00.15", + "globalplace_skip_io__cpu__total": 25.7, + "globalplace_skip_io__elapsed_seconds": 0.97, + "globalplace_skip_io__mem__peak": 134732.0, + "globalplace_skip_io__runtime__total": "0:00.97", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 1, + "globalroute__clock__skew__hold": 0.0212775, + "globalroute__clock__skew__setup": 0.0212775, + "globalroute__cpu__total": 101.5, + "globalroute__design__core__area": 344790, + "globalroute__design__die__area": 389282, + "globalroute__design__instance__area": 146261, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 146261, + "globalroute__design__instance__count": 9497, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 9497, + "globalroute__design__instance__displacement__max": 0, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 0, + "globalroute__design__instance__utilization": 0.424201, + "globalroute__design__instance__utilization__stdcell": 0.424201, + "globalroute__design__io": 167, + "globalroute__design__nets": 9560, + "globalroute__design__rows": 155, + "globalroute__design__rows__CoreSite": 155, + "globalroute__design__sites": 190030, + "globalroute__design__sites__CoreSite": 190030, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 7.84, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 13, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 8.993e-06, + "globalroute__global_route__fastroute__finalization_s": 0.000774754, + "globalroute__global_route__fastroute__initial_rsmt_s": 1.4732e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00232936, + "globalroute__global_route__fastroute__new_route_l_s": 2.063e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, + "globalroute__global_route__fastroute__route_l_s": 1.0556e-05, + "globalroute__global_route__fastroute__route_z_s": 1.942e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 4.376e-06, + "globalroute__global_route__vias": 7, + "globalroute__global_route__wirelength": 550526, + "globalroute__mem__peak": 395612.0, + "globalroute__power__internal__total": 0.0163832, + "globalroute__power__leakage__total": 1.81523e-06, + "globalroute__power__switching__total": 0.00550993, + "globalroute__power__total": 0.021895, + "globalroute__route__net": 9558, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 337358, + "globalroute__runtime__total": "0:07.84", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.390848, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 8, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.455877, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 183179000.0, + "globalroute__timing__fmax__clock__clk": 183179000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.226921, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0.54086, + "globalroute__utilizatin__before__dpl": 42.4201, + "placeopt__cpu__total": 3.82, + "placeopt__design__core__area": 344790, + "placeopt__design__die__area": 389282, + "placeopt__design__instance__area": 137229, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 137229, + "placeopt__design__instance__count": 9297, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 9297, + "placeopt__design__instance__utilization": 0.398006, + "placeopt__design__instance__utilization__stdcell": 0.398006, + "placeopt__design__io": 167, + "placeopt__design__nets": 9365, + "placeopt__design__rows": 155, + "placeopt__design__rows__CoreSite": 155, + "placeopt__design__sites": 190030, + "placeopt__design__sites__CoreSite": 190030, + "placeopt__elapsed_seconds": 2.73, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 243832.0, + "placeopt__power__internal__total": 0.0116191, + "placeopt__power__leakage__total": 1.53953e-06, + "placeopt__power__switching__total": 0.00239267, + "placeopt__power__total": 0.0140134, + "placeopt__runtime__total": "0:02.73", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.417855, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 8, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.493844, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 200984000.0, + "placeopt__timing__fmax__clock__clk": 200984000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.214684, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 1.02447, + "run__flow__design": "riscv32i", + "run__flow__generate_date": "2026-06-17 07:37", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "ihp-sg13g2", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1uA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1pW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "7b7838a3-2560-4c9d-9747-9e8b8aa1f640", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "4db909030190a23886f847e432968207d8d195ab", + "synth__cpu__total": 11.4, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 121391, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 121391, + "synth__design__instance__count": 7117, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 7117, + "synth__design__io": 165, + "synth__design__nets": 7183, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 11.47, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 62768.0, + "synth__netlist__hash": "82281e3369193e7868c1b129369f0b9dd383bb12", + "synth__runtime__total": "0:11.47", + "total_elapsed_seconds": 51.39, + "total_time": "0:00:51.390000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/aes/metadata-base-ok.json b/flow/designs/nangate45/aes/metadata-base-ok.json new file mode 100644 index 0000000000..55a541d9a4 --- /dev/null +++ b/flow/designs/nangate45/aes/metadata-base-ok.json @@ -0,0 +1,485 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 0.8200", + "vclk_clk: 0.8200" + ], + "cts__clock__skew__hold": 0.0151749, + "cts__clock__skew__setup": 0.0151749, + "cts__cpu__total": 15.14, + "cts__design__core__area": 52785, + "cts__design__die__area": 62612.4, + "cts__design__instance__area": 18795, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 18795, + "cts__design__instance__count": 14784, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 5, + "cts__design__instance__count__stdcell": 14784, + "cts__design__instance__displacement__max": 2.28, + "cts__design__instance__displacement__mean": 0.0005, + "cts__design__instance__displacement__total": 14.045, + "cts__design__instance__utilization": 0.356067, + "cts__design__instance__utilization__stdcell": 0.356067, + "cts__design__io": 390, + "cts__design__nets": 15113, + "cts__design__rows": 164, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "cts__design__sites": 198440, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 19909, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 8.05, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 230520.0, + "cts__power__internal__total": 0.202686, + "cts__power__leakage__total": 0.000468996, + "cts__power__switching__total": 0.221482, + "cts__power__total": 0.424637, + "cts__route__wirelength__estimated": 182794, + "cts__runtime__total": "0:08.05", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.195113, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.449292, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 1219680000.0, + "cts__timing__fmax__clock__clk": 1219680000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.105179, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.000111355, + "cts__utilizatin__before__dpl": 35.6067, + "design__violations": 0, + "detailedplace__cpu__total": 12.75, + "detailedplace__design__core__area": 52785, + "detailedplace__design__die__area": 62612.4, + "detailedplace__design__instance__area": 18572.1, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 18572.1, + "detailedplace__design__instance__count": 14585, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 14585, + "detailedplace__design__instance__displacement__max": 2.6375, + "detailedplace__design__instance__displacement__mean": 0.6145, + "detailedplace__design__instance__displacement__total": 8969.47, + "detailedplace__design__instance__utilization": 0.351844, + "detailedplace__design__instance__utilization__stdcell": 0.351844, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 15001, + "detailedplace__design__rows": 164, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "detailedplace__design__sites": 198440, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 8518500.0, + "detailedplace__dpl__hpwl__delta__percent": 2, + "detailedplace__elapsed_seconds": 9.23, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 212384.0, + "detailedplace__power__internal__total": 0.200757, + "detailedplace__power__leakage__total": 0.000463114, + "detailedplace__power__switching__total": 0.218611, + "detailedplace__power__total": 0.419831, + "detailedplace__route__wirelength__estimated": 191957, + "detailedplace__runtime__total": "0:09.23", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.193634, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.438376, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 1219600000.0, + "detailedplace__timing__fmax__clock__clk": 1219600000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.102556, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 5.75096e-05, + "detailedplace__utilizatin__before__dpl": 35.1844, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 3, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 5890, + "detailedroute__route__drc_errors__iter__1": 2871, + "detailedroute__route__drc_errors__iter__2": 2470, + "detailedroute__route__drc_errors__iter__3": 139, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 15111, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 115817, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 115817, + "detailedroute__route__wirelength": 222649, + "detailedroute__route__wirelength__iter__0": 225106, + "detailedroute__route__wirelength__iter__1": 223128, + "detailedroute__route__wirelength__iter__2": 222841, + "detailedroute__route__wirelength__iter__3": 222653, + "detailedroute__route__wirelength__iter__4": 222649, + "finish__clock__skew__hold": 0.0168645, + "finish__clock__skew__setup": 0.0168645, + "finish__cpu__total": 18.56, + "finish__design__core__area": 52785, + "finish__design__die__area": 62612.4, + "finish__design__instance__area": 18795, + "finish__design__instance__area__class__clock_buffer": 160.664, + "finish__design__instance__area__class__clock_inverter": 53.998, + "finish__design__instance__area__class__fill_cell": 33990, + "finish__design__instance__area__class__inverter": 88.844, + "finish__design__instance__area__class__multi_input_combinational_cell": 13040.9, + "finish__design__instance__area__class__sequential_cell": 2541.9, + "finish__design__instance__area__class__tap_cell": 109.326, + "finish__design__instance__area__class__timing_repair_buffer": 2799.38, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 18795, + "finish__design__instance__count": 31862, + "finish__design__instance__count__class__clock_buffer": 130, + "finish__design__instance__count__class__clock_inverter": 64, + "finish__design__instance__count__class__fill_cell": 17078, + "finish__design__instance__count__class__inverter": 106, + "finish__design__instance__count__class__multi_input_combinational_cell": 10738, + "finish__design__instance__count__class__sequential_cell": 562, + "finish__design__instance__count__class__tap_cell": 411, + "finish__design__instance__count__class__timing_repair_buffer": 2773, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 14784, + "finish__design__instance__utilization": 0.356067, + "finish__design__instance__utilization__stdcell": 0.356067, + "finish__design__io": 390, + "finish__design__nets": 15113, + "finish__design__rows": 164, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "finish__design__sites": 198440, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.04609, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0485023, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.10675, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.084987, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.99325, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.084987, + "finish__elapsed_seconds": 13.11, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 463452.0, + "finish__power__internal__total": 0.203127, + "finish__power__leakage__total": 0.000468996, + "finish__power__switching__total": 0.230059, + "finish__power__total": 0.433655, + "finish__runtime__total": "0:13.11", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.143883, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.425698, + "finish__timing__drv__setup_violation_count": 28, + "finish__timing__fmax": 1182400000.0, + "finish__timing__fmax__clock__clk": 1182400000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.105086, + "finish__timing__setup__tns": -0.199893, + "finish__timing__setup__ws": -0.0257383, + "finish__timing__wns_percent_delay": -2.552642, + "finish_merge__cpu__total": 2.0, + "finish_merge__elapsed_seconds": 2.24, + "finish_merge__mem__peak": 497092.0, + "finish_merge__runtime__total": "0:02.24", + "floorplan__cpu__total": 64.48, + "floorplan__design__core__area": 52785, + "floorplan__design__die__area": 62612.4, + "floorplan__design__instance__area": 15655.4, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 15655.4, + "floorplan__design__instance__count": 11406, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 11406, + "floorplan__design__instance__utilization": 0.296588, + "floorplan__design__instance__utilization__stdcell": 0.296588, + "floorplan__design__io": 388, + "floorplan__design__nets": 12231, + "floorplan__design__rows": 164, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "floorplan__design__sites": 198440, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "floorplan__elapsed_seconds": 26.25, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 181096.0, + "floorplan__power__internal__total": 0.180507, + "floorplan__power__leakage__total": 0.000365307, + "floorplan__power__switching__total": 0.154905, + "floorplan__power__total": 0.335777, + "floorplan__runtime__total": "0:26.25", + "floorplan__timing__fmax": 830291000.0, + "floorplan__timing__fmax__clock__clk": 830291000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.0986608, + "floorplan__timing__setup__tns": -38.4313, + "floorplan__timing__setup__ws": -0.384397, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 138.01, + "globalplace__design__core__area": 52785, + "globalplace__design__die__area": 62612.4, + "globalplace__design__instance__area": 18572.1, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 18572.1, + "globalplace__design__instance__count": 14585, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 14585, + "globalplace__design__instance__utilization": 0.351844, + "globalplace__design__instance__utilization__stdcell": 0.351844, + "globalplace__design__io": 390, + "globalplace__design__nets": 15001, + "globalplace__design__rows": 164, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "globalplace__design__sites": 198440, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "globalplace__elapsed_seconds": 20.17, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 524760.0, + "globalplace__power__internal__total": 0.200995, + "globalplace__power__leakage__total": 0.000463114, + "globalplace__power__switching__total": 0.223025, + "globalplace__power__total": 0.424483, + "globalplace__runtime__total": "0:20.17", + "globalplace__timing__fmax": 1217860000.0, + "globalplace__timing__fmax__clock__clk": 1217860000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.102761, + "globalplace__timing__setup__tns": -0.00111033, + "globalplace__timing__setup__ws": -0.00111033, + "globalplace_io__cpu__total": 0.08, + "globalplace_io__elapsed_seconds": 0.12, + "globalplace_io__mem__peak": 94348.0, + "globalplace_io__runtime__total": "0:00.12", + "globalplace_skip_io__cpu__total": 0.33, + "globalplace_skip_io__elapsed_seconds": 0.36, + "globalplace_skip_io__mem__peak": 126840.0, + "globalplace_skip_io__runtime__total": "0:00.36", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0168589, + "globalroute__clock__skew__setup": 0.0168589, + "globalroute__cpu__total": 103.1, + "globalroute__design__core__area": 52785, + "globalroute__design__die__area": 62612.4, + "globalroute__design__instance__area": 18795, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 18795, + "globalroute__design__instance__count": 14784, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__stdcell": 14784, + "globalroute__design__instance__utilization": 0.356067, + "globalroute__design__instance__utilization__stdcell": 0.356067, + "globalroute__design__io": 390, + "globalroute__design__nets": 15113, + "globalroute__design__rows": 164, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "globalroute__design__sites": 198440, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "globalroute__design__violations": 0, + "globalroute__elapsed_seconds": 9.87, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 4, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 4, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0427515, + "globalroute__global_route__fastroute__finalization_s": 0.637563, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.181368, + "globalroute__global_route__fastroute__monotonic_s": 0.0280036, + "globalroute__global_route__fastroute__new_route_l_s": 0.00716323, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.6e-07, + "globalroute__global_route__fastroute__route_l_s": 0.00967665, + "globalroute__global_route__fastroute__route_z_s": 0.00092416, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00920767, + "globalroute__global_route__vias": 121824, + "globalroute__global_route__wirelength": 324919, + "globalroute__mem__peak": 561388.0, + "globalroute__power__internal__total": 0.203343, + "globalroute__power__leakage__total": 0.000468996, + "globalroute__power__switching__total": 0.237369, + "globalroute__power__total": 0.441182, + "globalroute__route__net": 15111, + "globalroute__route__net__special": 2, + "globalroute__runtime__total": "0:09.87", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.161862, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.42896, + "globalroute__timing__drv__setup_violation_count": 56, + "globalroute__timing__fmax": 1178990000.0, + "globalroute__timing__fmax__clock__clk": 1178990000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.108163, + "globalroute__timing__setup__tns": -0.620573, + "globalroute__timing__setup__ws": -0.0281822, + "placeopt__cpu__total": 8.83, + "placeopt__design__core__area": 52785, + "placeopt__design__die__area": 62612.4, + "placeopt__design__instance__area": 18572.1, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 18572.1, + "placeopt__design__instance__count": 14585, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 14585, + "placeopt__design__instance__utilization": 0.351844, + "placeopt__design__instance__utilization__stdcell": 0.351844, + "placeopt__design__io": 390, + "placeopt__design__nets": 15001, + "placeopt__design__rows": 164, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, + "placeopt__design__sites": 198440, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, + "placeopt__elapsed_seconds": 5.21, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 197332.0, + "placeopt__power__internal__total": 0.200995, + "placeopt__power__leakage__total": 0.000463114, + "placeopt__power__switching__total": 0.223025, + "placeopt__power__total": 0.424483, + "placeopt__runtime__total": "0:05.21", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.209083, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.440806, + "placeopt__timing__drv__setup_violation_count": 1, + "placeopt__timing__fmax": 1217860000.0, + "placeopt__timing__fmax__clock__clk": 1217860000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.102761, + "placeopt__timing__setup__tns": -0.00111033, + "placeopt__timing__setup__ws": -0.00111033, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 07:52", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "321e3ba6-5057-47b2-a9f4-e669b0e7a7f0", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "b22aff1a902c9a3b92518568a664a9940a6e620c", + "synth__cpu__total": 36.92, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 15351.4, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 15351.4, + "synth__design__instance__count": 11406, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 11406, + "synth__design__io": 388, + "synth__design__nets": 12231, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 37.01, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 71044.0, + "synth__netlist__hash": "6e964d773cd4264089062fbdcb980944fd9a8f53", + "synth__runtime__total": "0:37.01", + "total_elapsed_seconds": 131.62, + "total_time": "0:02:11.620000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/ariane133/metadata-base-ok.json b/flow/designs/nangate45/ariane133/metadata-base-ok.json new file mode 100644 index 0000000000..cb257e777c --- /dev/null +++ b/flow/designs/nangate45/ariane133/metadata-base-ok.json @@ -0,0 +1,526 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 3.0000", + "vclk_core_clock: 3.0000" + ], + "cts__clock__skew__hold": 0.11791, + "cts__clock__skew__setup": 0.11791, + "cts__cpu__total": 2679.59, + "cts__design__core__area": 1417650.0, + "cts__design__die__area": 1443670.0, + "cts__design__instance__area": 726233, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 416463, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 309770, + "cts__design__instance__count": 175697, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 132, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 12, + "cts__design__instance__count__stdcell": 175565, + "cts__design__instance__displacement__max": 2.1375, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 35.2665, + "cts__design__instance__utilization": 0.512281, + "cts__design__instance__utilization__stdcell": 0.309404, + "cts__design__io": 497, + "cts__design__nets": 188937, + "cts__design__rows": 5189, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "cts__design__sites": 3459391, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 26060, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 669.2, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 1732280.0, + "cts__power__internal__total": 0.191606, + "cts__power__leakage__total": 0.0282757, + "cts__power__switching__total": 0.0327399, + "cts__power__total": 0.252621, + "cts__route__wirelength__estimated": 6337800.0, + "cts__runtime__total": "11:09.20", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 1, + "cts__timing__drv__max_cap_limit": -0.0454116, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 1447, + "cts__timing__drv__max_slew_limit": -29.9741, + "cts__timing__drv__setup_violation_count": 2519, + "cts__timing__fmax": 714479000.0, + "cts__timing__fmax__clock__core_clock": 291634000.0, + "cts__timing__fmax__clock__vclk_core_clock": 714479000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.0521906, + "cts__timing__setup__tns": -672.94, + "cts__timing__setup__ws": -0.428954, + "cts__utilizatin__before__dpl": 51.2281, + "design__io__hpwl": 776482563, + "design__violations": 0, + "detailedplace__cpu__total": 136.3, + "detailedplace__design__core__area": 1417650.0, + "detailedplace__design__die__area": 1443670.0, + "detailedplace__design__instance__area": 719071, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 416463, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 302607, + "detailedplace__design__instance__count": 169257, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 132, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 169125, + "detailedplace__design__instance__displacement__max": 24.519, + "detailedplace__design__instance__displacement__mean": 0.6765, + "detailedplace__design__instance__displacement__total": 114554, + "detailedplace__design__instance__utilization": 0.507228, + "detailedplace__design__instance__utilization__stdcell": 0.302249, + "detailedplace__design__io": 497, + "detailedplace__design__nets": 185251, + "detailedplace__design__rows": 5189, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "detailedplace__design__sites": 3459391, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 132750000.0, + "detailedplace__dpl__hpwl__delta__percent": 1, + "detailedplace__elapsed_seconds": 96.67, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 1417280.0, + "detailedplace__power__internal__total": 0.175314, + "detailedplace__power__leakage__total": 0.0281079, + "detailedplace__power__switching__total": 0.0119681, + "detailedplace__power__total": 0.21539, + "detailedplace__route__wirelength__estimated": 6305130.0, + "detailedplace__runtime__total": "1:36.67", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": -0.0715309, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 1447, + "detailedplace__timing__drv__max_slew_limit": -29.837, + "detailedplace__timing__drv__setup_violation_count": 3040, + "detailedplace__timing__fmax": 714774000.0, + "detailedplace__timing__fmax__clock__core_clock": 285406000.0, + "detailedplace__timing__fmax__clock__vclk_core_clock": 714774000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.0827672, + "detailedplace__timing__setup__tns": -927.127, + "detailedplace__timing__setup__ws": -0.503784, + "detailedplace__utilizatin__before__dpl": 50.7228, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 20, + "detailedroute__flow__warnings__count__DRT-0120": 18, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 63955, + "detailedroute__route__drc_errors__iter__1": 16401, + "detailedroute__route__drc_errors__iter__10": 2, + "detailedroute__route__drc_errors__iter__11": 1, + "detailedroute__route__drc_errors__iter__12": 1, + "detailedroute__route__drc_errors__iter__13": 0, + "detailedroute__route__drc_errors__iter__2": 12663, + "detailedroute__route__drc_errors__iter__3": 823, + "detailedroute__route__drc_errors__iter__4": 362, + "detailedroute__route__drc_errors__iter__5": 274, + "detailedroute__route__drc_errors__iter__6": 196, + "detailedroute__route__drc_errors__iter__7": 159, + "detailedroute__route__drc_errors__iter__8": 143, + "detailedroute__route__drc_errors__iter__9": 90, + "detailedroute__route__net": 189204, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 1405997, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 1405997, + "detailedroute__route__wirelength": 7372765, + "detailedroute__route__wirelength__iter__0": 7401678, + "detailedroute__route__wirelength__iter__1": 7376716, + "detailedroute__route__wirelength__iter__10": 7372765, + "detailedroute__route__wirelength__iter__11": 7372765, + "detailedroute__route__wirelength__iter__12": 7372765, + "detailedroute__route__wirelength__iter__13": 7372765, + "detailedroute__route__wirelength__iter__2": 7370637, + "detailedroute__route__wirelength__iter__3": 7372219, + "detailedroute__route__wirelength__iter__4": 7372361, + "detailedroute__route__wirelength__iter__5": 7372532, + "detailedroute__route__wirelength__iter__6": 7372608, + "detailedroute__route__wirelength__iter__7": 7372690, + "detailedroute__route__wirelength__iter__8": 7372724, + "detailedroute__route__wirelength__iter__9": 7372769, + "finish__clock__skew__hold": 0.121897, + "finish__clock__skew__setup": 0.121897, + "finish__cpu__total": 417.88, + "finish__design__core__area": 1417650.0, + "finish__design__die__area": 1443670.0, + "finish__design__instance__area": 726999, + "finish__design__instance__area__class__clock_buffer": 6061.61, + "finish__design__instance__area__class__clock_inverter": 1018.51, + "finish__design__instance__area__class__fill_cell": 609662, + "finish__design__instance__area__class__inverter": 3501.62, + "finish__design__instance__area__class__macro": 416463, + "finish__design__instance__area__class__multi_input_combinational_cell": 169474, + "finish__design__instance__area__class__sequential_cell": 109869, + "finish__design__instance__area__class__tap_cell": 3416.5, + "finish__design__instance__area__class__timing_repair_buffer": 17194.8, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 416463, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 310536, + "finish__design__instance__count": 444595, + "finish__design__instance__count__class__clock_buffer": 5120, + "finish__design__instance__count__class__clock_inverter": 1308, + "finish__design__instance__count__class__fill_cell": 268629, + "finish__design__instance__count__class__inverter": 6517, + "finish__design__instance__count__class__macro": 132, + "finish__design__instance__count__class__multi_input_combinational_cell": 113018, + "finish__design__instance__count__class__sequential_cell": 20640, + "finish__design__instance__count__class__tap_cell": 12844, + "finish__design__instance__count__class__timing_repair_buffer": 16387, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 132, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 175834, + "finish__design__instance__utilization": 0.512821, + "finish__design__instance__utilization__stdcell": 0.310169, + "finish__design__io": 497, + "finish__design__nets": 189206, + "finish__design__rows": 5189, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "finish__design__sites": 3459391, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09927, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000688312, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00483942, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00469369, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.09516, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00469369, + "finish__elapsed_seconds": 239.74, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 4059240.0, + "finish__power__internal__total": 0.191732, + "finish__power__leakage__total": 0.0283102, + "finish__power__switching__total": 0.0342431, + "finish__power__total": 0.254285, + "finish__runtime__total": "3:59.74", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 172, + "finish__timing__drv__max_cap_limit": -0.193997, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 1552, + "finish__timing__drv__max_slew_limit": -24.2903, + "finish__timing__drv__setup_violation_count": 2840, + "finish__timing__fmax": 716653000.0, + "finish__timing__fmax__clock__core_clock": 290242000.0, + "finish__timing__fmax__clock__vclk_core_clock": 716653000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.0716552, + "finish__timing__setup__tns": -700.9, + "finish__timing__setup__ws": -0.445405, + "finish__timing__wns_percent_delay": -11.230459, + "finish_merge__cpu__total": 11.48, + "finish_merge__elapsed_seconds": 12.37, + "finish_merge__mem__peak": 1279500.0, + "finish_merge__runtime__total": "0:12.37", + "floorplan__cpu__total": 1418.0, + "floorplan__design__core__area": 1417650.0, + "floorplan__design__die__area": 1443670.0, + "floorplan__design__instance__area": 711815, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 416463, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 295352, + "floorplan__design__instance__count": 158022, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 132, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 157890, + "floorplan__design__instance__utilization": 0.50211, + "floorplan__design__instance__utilization__stdcell": 0.295002, + "floorplan__design__io": 495, + "floorplan__design__nets": 186858, + "floorplan__design__rows": 850, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 850, + "floorplan__design__sites": 5329500, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5329500, + "floorplan__elapsed_seconds": 337.41, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ODB-0011": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 845556.0, + "floorplan__power__internal__total": 0.174208, + "floorplan__power__leakage__total": 0.0278186, + "floorplan__power__switching__total": 0.00449884, + "floorplan__power__total": 0.206525, + "floorplan__runtime__total": "5:37.41", + "floorplan__timing__fmax": 765537000.0, + "floorplan__timing__fmax__clock__core_clock": 297389000.0, + "floorplan__timing__fmax__clock__vclk_core_clock": 765537000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.0849501, + "floorplan__timing__setup__tns": -570.836, + "floorplan__timing__setup__ws": -0.362595, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__MPL-0055": 1, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__PDN-0195": 15, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 2603.93, + "globalplace__design__core__area": 1417650.0, + "globalplace__design__die__area": 1443670.0, + "globalplace__design__instance__area": 718143, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 416463, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 301679, + "globalplace__design__instance__count": 168762, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 132, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 168630, + "globalplace__design__instance__utilization": 0.506574, + "globalplace__design__instance__utilization__stdcell": 0.301323, + "globalplace__design__io": 497, + "globalplace__design__nets": 184756, + "globalplace__design__rows": 5189, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "globalplace__design__sites": 3459391, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "globalplace__elapsed_seconds": 594.19, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 2164000.0, + "globalplace__power__internal__total": 0.175232, + "globalplace__power__leakage__total": 0.028064, + "globalplace__power__switching__total": 0.0120004, + "globalplace__power__total": 0.215296, + "globalplace__runtime__total": "9:54.19", + "globalplace__timing__fmax": 714593000.0, + "globalplace__timing__fmax__clock__core_clock": 240090000.0, + "globalplace__timing__fmax__clock__vclk_core_clock": 714593000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.0828454, + "globalplace__timing__setup__tns": -3012.98, + "globalplace__timing__setup__ws": -1.1651, + "globalplace_io__cpu__total": 1.14, + "globalplace_io__elapsed_seconds": 1.35, + "globalplace_io__mem__peak": 407812.0, + "globalplace_io__runtime__total": "0:01.35", + "globalplace_skip_io__cpu__total": 362.63, + "globalplace_skip_io__elapsed_seconds": 28.07, + "globalplace_skip_io__mem__peak": 645212.0, + "globalplace_skip_io__runtime__total": "0:28.07", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.11041, + "globalroute__clock__skew__setup": 0.11041, + "globalroute__cpu__total": 9029.29, + "globalroute__design__core__area": 1417650.0, + "globalroute__design__die__area": 1443670.0, + "globalroute__design__instance__area": 726999, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 416463, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 310536, + "globalroute__design__instance__count": 175966, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 132, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 61, + "globalroute__design__instance__count__stdcell": 175834, + "globalroute__design__instance__displacement__max": 2.54, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 230.54, + "globalroute__design__instance__utilization": 0.512821, + "globalroute__design__instance__utilization__stdcell": 0.310169, + "globalroute__design__io": 497, + "globalroute__design__nets": 189206, + "globalroute__design__rows": 5189, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "globalroute__design__sites": 3459391, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 389597, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 1346.93, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 20551, + "globalroute__flow__warnings__count__DRT-0120": 18, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00165953, + "globalroute__global_route__fastroute__finalization_s": 0.173124, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00091968, + "globalroute__global_route__fastroute__monotonic_s": 0.033675, + "globalroute__global_route__fastroute__new_route_l_s": 0.00056748, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.0993706, + "globalroute__global_route__fastroute__route_l_s": 0.00095136, + "globalroute__global_route__fastroute__route_z_s": 9.152e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00065445, + "globalroute__global_route__vias": 3356, + "globalroute__global_route__wirelength": 8900153, + "globalroute__mem__peak": 4231564.0, + "globalroute__power__internal__total": 0.191748, + "globalroute__power__leakage__total": 0.0283102, + "globalroute__power__switching__total": 0.0350591, + "globalroute__power__total": 0.255117, + "globalroute__route__net": 188935, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 6348110.0, + "globalroute__runtime__total": "22:26.93", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 11, + "globalroute__timing__drv__max_cap_limit": -1.23169, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 1496, + "globalroute__timing__drv__max_slew_limit": -31.3733, + "globalroute__timing__drv__setup_violation_count": 2716, + "globalroute__timing__fmax": 716451000.0, + "globalroute__timing__fmax__clock__core_clock": 292462000.0, + "globalroute__timing__fmax__clock__vclk_core_clock": 716451000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.0658271, + "globalroute__timing__setup__tns": -663.882, + "globalroute__timing__setup__ws": -0.419249, + "globalroute__utilizatin__before__dpl": 51.2821, + "macro_place__wirelength": 5856770.0, + "placeopt__cpu__total": 133.02, + "placeopt__design__core__area": 1417650.0, + "placeopt__design__die__area": 1443670.0, + "placeopt__design__instance__area": 719071, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 416463, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 302607, + "placeopt__design__instance__count": 169257, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 132, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 169125, + "placeopt__design__instance__utilization": 0.507228, + "placeopt__design__instance__utilization__stdcell": 0.302249, + "placeopt__design__io": 497, + "placeopt__design__nets": 185251, + "placeopt__design__rows": 5189, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, + "placeopt__design__sites": 3459391, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, + "placeopt__elapsed_seconds": 76.4, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 1081092.0, + "placeopt__power__internal__total": 0.175316, + "placeopt__power__leakage__total": 0.0281079, + "placeopt__power__switching__total": 0.0120204, + "placeopt__power__total": 0.215444, + "placeopt__runtime__total": "1:16.40", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": -0.0033368, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 1454, + "placeopt__timing__drv__max_slew_limit": -30.2672, + "placeopt__timing__drv__setup_violation_count": 2988, + "placeopt__timing__fmax": 714593000.0, + "placeopt__timing__fmax__clock__core_clock": 286415000.0, + "placeopt__timing__fmax__clock__vclk_core_clock": 714593000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.0828454, + "placeopt__timing__setup__tns": -879.357, + "placeopt__timing__setup__ws": -0.491435, + "run__flow__design": "ariane133", + "run__flow__generate_date": "2026-06-17 09:07", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "ab2fd4fc-2ab4-4a86-9a9d-75c94ea43714", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "608c7e7060b1b403c0e893101b0bd83a23b7f306", + "synth__cpu__total": 585.46, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 709871, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 416463, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 293408, + "synth__design__instance__count": 155042, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 132, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 154910, + "synth__design__io": 495, + "synth__design__nets": 183878, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 571.67, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 793600.0, + "synth__netlist__hash": "624023bd257848127135daf0c0d20528d8fb9315", + "synth__runtime__total": "9:31.67", + "total_elapsed_seconds": 3974.0, + "total_time": "1:06:14" +} \ No newline at end of file diff --git a/flow/designs/nangate45/ariane136/metadata-base-ok.json b/flow/designs/nangate45/ariane136/metadata-base-ok.json new file mode 100644 index 0000000000..4f2af6d9d3 --- /dev/null +++ b/flow/designs/nangate45/ariane136/metadata-base-ok.json @@ -0,0 +1,510 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 6.0000", + "vclk: 6.0000" + ], + "cts__clock__skew__hold": 0.143955, + "cts__clock__skew__setup": 0.143955, + "cts__cpu__total": 349.41, + "cts__design__core__area": 2063420.0, + "cts__design__die__area": 2250000.0, + "cts__design__instance__area": 745352, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 429084, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 316269, + "cts__design__instance__count": 184477, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 12, + "cts__design__instance__count__macros": 136, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 184341, + "cts__design__instance__displacement__max": 1.791, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 8.921, + "cts__design__instance__utilization": 0.361223, + "cts__design__instance__utilization__stdcell": 0.193516, + "cts__design__io": 497, + "cts__design__nets": 195675, + "cts__design__rows": 5497, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "cts__design__sites": 5829768, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 4900, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 110.73, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 0, + "cts__flow__warnings__type_count": 0, + "cts__mem__peak": 1793952.0, + "cts__power__internal__total": 0.102275, + "cts__power__leakage__total": 0.0290353, + "cts__power__switching__total": 0.0289777, + "cts__power__total": 0.160288, + "cts__route__wirelength__estimated": 6614940.0, + "cts__runtime__total": "1:50.73", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 1, + "cts__timing__drv__max_cap_limit": -0.110467, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 76, + "cts__timing__drv__max_slew_limit": -6.55823, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 4699340000.0, + "cts__timing__fmax__clock__core_clock": 171968000.0, + "cts__timing__fmax__clock__vclk": 4699340000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.00133044, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.184949, + "cts__utilizatin__before__dpl": 36.1223, + "design__io__hpwl": 1183348636, + "design__violations": 0, + "detailedplace__cpu__total": 149.34, + "detailedplace__design__core__area": 2063420.0, + "detailedplace__design__die__area": 2250000.0, + "detailedplace__design__instance__area": 738138, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 429084, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 309054, + "detailedplace__design__instance__count": 177944, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 136, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 177808, + "detailedplace__design__instance__displacement__max": 23.6785, + "detailedplace__design__instance__displacement__mean": 0.653, + "detailedplace__design__instance__displacement__total": 116257, + "detailedplace__design__instance__utilization": 0.357726, + "detailedplace__design__instance__utilization__stdcell": 0.189101, + "detailedplace__design__io": 497, + "detailedplace__design__nets": 191855, + "detailedplace__design__rows": 5497, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "detailedplace__design__sites": 5829768, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 137149000.0, + "detailedplace__dpl__hpwl__delta__percent": 1, + "detailedplace__elapsed_seconds": 105.34, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 1669140.0, + "detailedplace__power__internal__total": 0.0939327, + "detailedplace__power__leakage__total": 0.0288703, + "detailedplace__power__switching__total": 0.0181498, + "detailedplace__power__total": 0.140953, + "detailedplace__route__wirelength__estimated": 6577930.0, + "detailedplace__runtime__total": "1:45.34", + "detailedplace__timing__drv__hold_violation_count": 66, + "detailedplace__timing__drv__max_cap": 1, + "detailedplace__timing__drv__max_cap_limit": -0.103203, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 75, + "detailedplace__timing__drv__max_slew_limit": -6.5654, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 4707270000.0, + "detailedplace__timing__fmax__clock__core_clock": 172688000.0, + "detailedplace__timing__fmax__clock__vclk": 4707270000.0, + "detailedplace__timing__hold__tns": -5.69173, + "detailedplace__timing__hold__ws": -0.167458, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.209199, + "detailedplace__utilizatin__before__dpl": 35.7726, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 7, + "detailedroute__flow__warnings__count__DRT-0120": 5, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 51395, + "detailedroute__route__drc_errors__iter__1": 12527, + "detailedroute__route__drc_errors__iter__2": 9325, + "detailedroute__route__drc_errors__iter__3": 332, + "detailedroute__route__drc_errors__iter__4": 139, + "detailedroute__route__drc_errors__iter__5": 124, + "detailedroute__route__drc_errors__iter__6": 107, + "detailedroute__route__drc_errors__iter__7": 86, + "detailedroute__route__drc_errors__iter__8": 7, + "detailedroute__route__drc_errors__iter__9": 0, + "detailedroute__route__net": 195783, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 1393427, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 1393427, + "detailedroute__route__wirelength": 7461586, + "detailedroute__route__wirelength__iter__0": 7486991, + "detailedroute__route__wirelength__iter__1": 7465191, + "detailedroute__route__wirelength__iter__2": 7460743, + "detailedroute__route__wirelength__iter__3": 7461557, + "detailedroute__route__wirelength__iter__4": 7461635, + "detailedroute__route__wirelength__iter__5": 7461643, + "detailedroute__route__wirelength__iter__6": 7461656, + "detailedroute__route__wirelength__iter__7": 7461697, + "detailedroute__route__wirelength__iter__8": 7461584, + "detailedroute__route__wirelength__iter__9": 7461586, + "finish__clock__skew__hold": 0.137869, + "finish__clock__skew__setup": 0.137869, + "finish__cpu__total": 445.02, + "finish__design__core__area": 2063420.0, + "finish__design__die__area": 2250000.0, + "finish__design__instance__area": 745552, + "finish__design__instance__area__class__clock_buffer": 6308.72, + "finish__design__instance__area__class__clock_inverter": 895.888, + "finish__design__instance__area__class__fill_cell": 1234250.0, + "finish__design__instance__area__class__inverter": 3825.35, + "finish__design__instance__area__class__macro": 429084, + "finish__design__instance__area__class__multi_input_combinational_cell": 175464, + "finish__design__instance__area__class__sequential_cell": 110029, + "finish__design__instance__area__class__tap_cell": 3993.72, + "finish__design__instance__area__class__timing_repair_buffer": 15951.8, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 429084, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 316469, + "finish__design__instance__count": 550201, + "finish__design__instance__count__class__clock_buffer": 5323, + "finish__design__instance__count__class__clock_inverter": 1198, + "finish__design__instance__count__class__fill_cell": 365614, + "finish__design__instance__count__class__inverter": 7132, + "finish__design__instance__count__class__macro": 136, + "finish__design__instance__count__class__multi_input_combinational_cell": 118385, + "finish__design__instance__count__class__sequential_cell": 20667, + "finish__design__instance__count__class__tap_cell": 15014, + "finish__design__instance__count__class__timing_repair_buffer": 16732, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 136, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 184451, + "finish__design__instance__utilization": 0.36132, + "finish__design__instance__utilization__stdcell": 0.193638, + "finish__design__io": 497, + "finish__design__nets": 195785, + "finish__design__rows": 5497, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "finish__design__sites": 5829768, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09966, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000338517, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00598987, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00458555, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.09401, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00458555, + "finish__elapsed_seconds": 252.88, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 4368244.0, + "finish__power__internal__total": 0.102356, + "finish__power__leakage__total": 0.0290446, + "finish__power__switching__total": 0.0305246, + "finish__power__total": 0.161925, + "finish__runtime__total": "4:12.88", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 84, + "finish__timing__drv__max_cap_limit": -0.203629, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 84, + "finish__timing__drv__max_slew_limit": -6.91321, + "finish__timing__drv__setup_violation_count": 11, + "finish__timing__fmax": 4855860000.0, + "finish__timing__fmax__clock__core_clock": 166171000.0, + "finish__timing__fmax__clock__vclk": 4855860000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.0308347, + "finish__timing__setup__tns": -0.162844, + "finish__timing__setup__ws": -0.017915, + "finish__timing__wns_percent_delay": -0.273566, + "finish_merge__cpu__total": 12.08, + "finish_merge__elapsed_seconds": 12.97, + "finish_merge__mem__peak": 1343712.0, + "finish_merge__runtime__total": "0:12.97", + "floorplan__cpu__total": 36.51, + "floorplan__design__core__area": 2063420.0, + "floorplan__design__die__area": 2250000.0, + "floorplan__design__instance__area": 731685, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 429084, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 302602, + "floorplan__design__instance__count": 164715, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 136, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 164579, + "floorplan__design__instance__utilization": 0.354599, + "floorplan__design__instance__utilization__stdcell": 0.185153, + "floorplan__design__io": 495, + "floorplan__design__nets": 193638, + "floorplan__design__rows": 1025, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 1025, + "floorplan__design__sites": 7757200, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 7757200, + "floorplan__elapsed_seconds": 26.39, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 862980.0, + "floorplan__power__internal__total": 0.0918316, + "floorplan__power__leakage__total": 0.028652, + "floorplan__power__switching__total": 0.00479255, + "floorplan__power__total": 0.125276, + "floorplan__runtime__total": "0:26.39", + "floorplan__timing__fmax": 9409710000.0, + "floorplan__timing__fmax__clock__core_clock": 234331000.0, + "floorplan__timing__fmax__clock__vclk": 9409710000.0, + "floorplan__timing__hold__tns": -3748.35, + "floorplan__timing__hold__ws": -0.181442, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 1.73252, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 2447.44, + "globalplace__design__core__area": 2063420.0, + "globalplace__design__die__area": 2250000.0, + "globalplace__design__instance__area": 737480, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 429084, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 308396, + "globalplace__design__instance__count": 177591, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 136, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 177455, + "globalplace__design__instance__utilization": 0.357407, + "globalplace__design__instance__utilization__stdcell": 0.188699, + "globalplace__design__io": 497, + "globalplace__design__nets": 191502, + "globalplace__design__rows": 5497, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "globalplace__design__sites": 5829768, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "globalplace__elapsed_seconds": 685.71, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 2368012.0, + "globalplace__power__internal__total": 0.0934742, + "globalplace__power__leakage__total": 0.0288381, + "globalplace__power__switching__total": 0.0181748, + "globalplace__power__total": 0.140487, + "globalplace__runtime__total": "11:25.71", + "globalplace__timing__fmax": 4761000000.0, + "globalplace__timing__fmax__clock__core_clock": 171691000.0, + "globalplace__timing__fmax__clock__vclk": 4761000000.0, + "globalplace__timing__hold__tns": -5.74549, + "globalplace__timing__hold__ws": -0.167548, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0.175577, + "globalplace_io__cpu__total": 1.16, + "globalplace_io__elapsed_seconds": 1.44, + "globalplace_io__mem__peak": 422780.0, + "globalplace_io__runtime__total": "0:01.44", + "globalplace_skip_io__cpu__total": 465.81, + "globalplace_skip_io__elapsed_seconds": 35.1, + "globalplace_skip_io__mem__peak": 683944.0, + "globalplace_skip_io__runtime__total": "0:35.10", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.151881, + "globalroute__clock__skew__setup": 0.151881, + "globalroute__cpu__total": 5404.16, + "globalroute__design__core__area": 2063420.0, + "globalroute__design__die__area": 2250000.0, + "globalroute__design__instance__area": 745552, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 429084, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 316469, + "globalroute__design__instance__count": 184587, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 3, + "globalroute__design__instance__count__macros": 136, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 0, + "globalroute__design__instance__count__stdcell": 184451, + "globalroute__design__instance__displacement__max": 1.59, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 3.94, + "globalroute__design__instance__utilization": 0.36132, + "globalroute__design__instance__utilization__stdcell": 0.193638, + "globalroute__design__io": 497, + "globalroute__design__nets": 195785, + "globalroute__design__rows": 5497, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "globalroute__design__sites": 5829768, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 760, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 438.41, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 20612, + "globalroute__flow__warnings__count__DRT-0120": 5, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 9.51e-06, + "globalroute__global_route__fastroute__finalization_s": 0.10386, + "globalroute__global_route__fastroute__initial_rsmt_s": 2.28e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.0415086, + "globalroute__global_route__fastroute__new_route_l_s": 4.3e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 5.8e-07, + "globalroute__global_route__fastroute__route_l_s": 6.42e-06, + "globalroute__global_route__fastroute__route_z_s": 4.5e-07, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 6.11e-06, + "globalroute__global_route__vias": 18, + "globalroute__global_route__wirelength": 8995569, + "globalroute__mem__peak": 4407192.0, + "globalroute__power__internal__total": 0.102383, + "globalroute__power__leakage__total": 0.0290446, + "globalroute__power__switching__total": 0.0313156, + "globalroute__power__total": 0.162743, + "globalroute__route__net": 195673, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 6615890.0, + "globalroute__runtime__total": "7:18.41", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 4, + "globalroute__timing__drv__max_cap_limit": -0.889109, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 78, + "globalroute__timing__drv__max_slew_limit": -6.5592, + "globalroute__timing__drv__setup_violation_count": 0, + "globalroute__timing__fmax": 4702580000.0, + "globalroute__timing__fmax__clock__core_clock": 169017000.0, + "globalroute__timing__fmax__clock__vclk": 4702580000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.00113271, + "globalroute__timing__setup__tns": 0, + "globalroute__timing__setup__ws": 0.0834466, + "globalroute__utilizatin__before__dpl": 36.132, + "macro_place__wirelength": 6742170.0, + "placeopt__cpu__total": 140.95, + "placeopt__design__core__area": 2063420.0, + "placeopt__design__die__area": 2250000.0, + "placeopt__design__instance__area": 738138, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 429084, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 309054, + "placeopt__design__instance__count": 177944, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 136, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 177808, + "placeopt__design__instance__utilization": 0.357726, + "placeopt__design__instance__utilization__stdcell": 0.189101, + "placeopt__design__io": 497, + "placeopt__design__nets": 191855, + "placeopt__design__rows": 5497, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, + "placeopt__design__sites": 5829768, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, + "placeopt__elapsed_seconds": 82.14, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 1120356.0, + "placeopt__power__internal__total": 0.0939389, + "placeopt__power__leakage__total": 0.0288703, + "placeopt__power__switching__total": 0.018282, + "placeopt__power__total": 0.141091, + "placeopt__runtime__total": "1:22.14", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 66, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.000109151, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 84, + "placeopt__timing__drv__max_slew_limit": -6.62362, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 4761000000.0, + "placeopt__timing__fmax__clock__core_clock": 171691000.0, + "placeopt__timing__fmax__clock__vclk": 4761000000.0, + "placeopt__timing__hold__tns": -5.74549, + "placeopt__timing__hold__ws": -0.167548, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0.175577, + "run__flow__design": "ariane136", + "run__flow__generate_date": "2026-06-17 08:39", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "560fbfe0-222c-406d-a194-88e435cbc0e9", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "6c9002c57746f4972e32be9b4cfe5005ebaef1c1", + "synth__cpu__total": 609.93, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 730061, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 429084, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 300977, + "synth__design__instance__count": 161661, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 136, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 161525, + "synth__design__io": 495, + "synth__design__nets": 190584, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 595.99, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 803592.0, + "synth__netlist__hash": "dc8d849db712a5c083fc68717415a5693bdf4171", + "synth__runtime__total": "9:55.99", + "total_elapsed_seconds": 2347.1, + "total_time": "0:39:07.100000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/ibex/metadata-base-ok.json b/flow/designs/nangate45/ibex/metadata-base-ok.json new file mode 100644 index 0000000000..0e06d9687a --- /dev/null +++ b/flow/designs/nangate45/ibex/metadata-base-ok.json @@ -0,0 +1,495 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 2.2000", + "vclk_core_clock: 2.2000" + ], + "cts__clock__skew__hold": 0.0281908, + "cts__clock__skew__setup": 0.028166, + "cts__cpu__total": 22.77, + "cts__design__core__area": 56751.1, + "cts__design__die__area": 57929.3, + "cts__design__instance__area": 29251.2, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 29251.2, + "cts__design__instance__count": 15518, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 15518, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.51543, + "cts__design__instance__utilization__stdcell": 0.51543, + "cts__design__io": 266, + "cts__design__nets": 17534, + "cts__design__rows": 170, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "cts__design__sites": 213350, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 7.76, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 0, + "cts__flow__warnings__type_count": 0, + "cts__mem__peak": 364932.0, + "cts__power__internal__total": 0.0168813, + "cts__power__leakage__total": 0.000549149, + "cts__power__switching__total": 0.0131545, + "cts__power__total": 0.0305849, + "cts__route__wirelength__estimated": 211767, + "cts__runtime__total": "0:07.76", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.0506358, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.409403, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 539312000.0, + "cts__timing__fmax__clock__core_clock": 455143000.0, + "cts__timing__fmax__clock__vclk_core_clock": 539312000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.0845789, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.00289058, + "cts__utilizatin__before__dpl": 51.543, + "design__io__hpwl": 30716979, + "design__violations": 0, + "detailedplace__cpu__total": 8.76, + "detailedplace__design__core__area": 56751.1, + "detailedplace__design__die__area": 57929.3, + "detailedplace__design__instance__area": 28671.6, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 28671.6, + "detailedplace__design__instance__count": 14995, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 14995, + "detailedplace__design__instance__displacement__max": 3.323, + "detailedplace__design__instance__displacement__mean": 0.811, + "detailedplace__design__instance__displacement__total": 12164.6, + "detailedplace__design__instance__utilization": 0.505217, + "detailedplace__design__instance__utilization__stdcell": 0.505217, + "detailedplace__design__io": 266, + "detailedplace__design__nets": 17233, + "detailedplace__design__rows": 170, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "detailedplace__design__sites": 213350, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 19888300.0, + "detailedplace__dpl__hpwl__delta__percent": 5, + "detailedplace__elapsed_seconds": 5.66, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 226588.0, + "detailedplace__power__internal__total": 0.0130088, + "detailedplace__power__leakage__total": 0.000535618, + "detailedplace__power__switching__total": 0.00960367, + "detailedplace__power__total": 0.0231481, + "detailedplace__route__wirelength__estimated": 207448, + "detailedplace__runtime__total": "0:05.66", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.0532324, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.410647, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 539327000.0, + "detailedplace__timing__fmax__clock__core_clock": 457927000.0, + "detailedplace__timing__fmax__clock__vclk_core_clock": 539327000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.0450576, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.0162446, + "detailedplace__utilizatin__before__dpl": 50.5217, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 2, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 3989, + "detailedroute__route__drc_errors__iter__1": 1358, + "detailedroute__route__drc_errors__iter__2": 1213, + "detailedroute__route__drc_errors__iter__3": 28, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__net": 17537, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 119897, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 119897, + "detailedroute__route__wirelength": 260820, + "detailedroute__route__wirelength__iter__0": 262971, + "detailedroute__route__wirelength__iter__1": 261250, + "detailedroute__route__wirelength__iter__2": 260886, + "detailedroute__route__wirelength__iter__3": 260815, + "detailedroute__route__wirelength__iter__4": 260820, + "finish__clock__skew__hold": 0.0389017, + "finish__clock__skew__setup": 0.0388924, + "finish__cpu__total": 26.15, + "finish__design__core__area": 56751.1, + "finish__design__die__area": 57929.3, + "finish__design__instance__area": 29266.7, + "finish__design__instance__area__class__clock_buffer": 499.282, + "finish__design__instance__area__class__clock_inverter": 79.534, + "finish__design__instance__area__class__fill_cell": 27484.5, + "finish__design__instance__area__class__inverter": 305.9, + "finish__design__instance__area__class__multi_input_combinational_cell": 16913.3, + "finish__design__instance__area__class__sequential_cell": 10096, + "finish__design__instance__area__class__tap_cell": 113.316, + "finish__design__instance__area__class__timing_repair_buffer": 1259.24, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 29266.7, + "finish__design__instance__count": 32762, + "finish__design__instance__count__class__clock_buffer": 418, + "finish__design__instance__count__class__clock_inverter": 105, + "finish__design__instance__count__class__fill_cell": 17239, + "finish__design__instance__count__class__inverter": 571, + "finish__design__instance__count__class__multi_input_combinational_cell": 10945, + "finish__design__instance__count__class__sequential_cell": 1938, + "finish__design__instance__count__class__tap_cell": 426, + "finish__design__instance__count__class__timing_repair_buffer": 1120, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 15523, + "finish__design__instance__utilization": 0.515702, + "finish__design__instance__utilization__stdcell": 0.515702, + "finish__design__io": 266, + "finish__design__nets": 17539, + "finish__design__rows": 170, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "finish__design__sites": 213350, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09694, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00296965, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0121012, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0130536, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.0879, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0130536, + "finish__elapsed_seconds": 12.73, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 573316.0, + "finish__power__internal__total": 0.0169067, + "finish__power__leakage__total": 0.000549733, + "finish__power__switching__total": 0.0135248, + "finish__power__total": 0.0309812, + "finish__runtime__total": "0:12.73", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": -0.0160929, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.362861, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 531561000.0, + "finish__timing__fmax__clock__core_clock": 454997000.0, + "finish__timing__fmax__clock__vclk_core_clock": 531561000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.0848031, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 0.00218492, + "finish__timing__wns_percent_delay": 0.090868, + "finish_merge__cpu__total": 1.53, + "finish_merge__elapsed_seconds": 1.6, + "finish_merge__mem__peak": 504808.0, + "finish_merge__runtime__total": "0:01.60", + "floorplan__cpu__total": 15.15, + "floorplan__design__core__area": 56751.1, + "floorplan__design__die__area": 57929.3, + "floorplan__design__instance__area": 28507.8, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 28507.8, + "floorplan__design__instance__count": 14877, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 14877, + "floorplan__design__instance__utilization": 0.50233, + "floorplan__design__instance__utilization__stdcell": 0.50233, + "floorplan__design__io": 264, + "floorplan__design__nets": 17539, + "floorplan__design__rows": 170, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "floorplan__design__sites": 213350, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "floorplan__elapsed_seconds": 8.57, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 195124.0, + "floorplan__power__internal__total": 0.0124355, + "floorplan__power__leakage__total": 0.000527604, + "floorplan__power__switching__total": 0.00587097, + "floorplan__power__total": 0.0188341, + "floorplan__runtime__total": "0:08.57", + "floorplan__timing__fmax": 602779000.0, + "floorplan__timing__fmax__clock__core_clock": 452184000.0, + "floorplan__timing__fmax__clock__vclk_core_clock": 602779000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.0445013, + "floorplan__timing__setup__tns": -0.334485, + "floorplan__timing__setup__ws": -0.011491, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 89.75, + "globalplace__design__core__area": 56751.1, + "globalplace__design__die__area": 57929.3, + "globalplace__design__instance__area": 28671.6, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 28671.6, + "globalplace__design__instance__count": 14995, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 14995, + "globalplace__design__instance__utilization": 0.505217, + "globalplace__design__instance__utilization__stdcell": 0.505217, + "globalplace__design__io": 266, + "globalplace__design__nets": 17233, + "globalplace__design__rows": 170, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "globalplace__design__sites": 213350, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "globalplace__elapsed_seconds": 15.96, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 440176.0, + "globalplace__power__internal__total": 0.0130089, + "globalplace__power__leakage__total": 0.000535618, + "globalplace__power__switching__total": 0.00960454, + "globalplace__power__total": 0.0231491, + "globalplace__runtime__total": "0:15.96", + "globalplace__timing__fmax": 539780000.0, + "globalplace__timing__fmax__clock__core_clock": 458118000.0, + "globalplace__timing__fmax__clock__vclk_core_clock": 539780000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.0447697, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0.0171569, + "globalplace_io__cpu__total": 0.22, + "globalplace_io__elapsed_seconds": 0.26, + "globalplace_io__mem__peak": 140048.0, + "globalplace_io__runtime__total": "0:00.26", + "globalplace_skip_io__cpu__total": 58.66, + "globalplace_skip_io__elapsed_seconds": 2.12, + "globalplace_skip_io__mem__peak": 165236.0, + "globalplace_skip_io__runtime__total": "0:02.12", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0327426, + "globalroute__clock__skew__setup": 0.0326958, + "globalroute__cpu__total": 344.35, + "globalroute__design__core__area": 56751.1, + "globalroute__design__die__area": 57929.3, + "globalroute__design__instance__area": 29266.7, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 29266.7, + "globalroute__design__instance__count": 15523, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 5, + "globalroute__design__instance__count__stdcell": 15523, + "globalroute__design__instance__displacement__max": 3.11, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 16.57, + "globalroute__design__instance__utilization": 0.515702, + "globalroute__design__instance__utilization__stdcell": 0.515702, + "globalroute__design__io": 266, + "globalroute__design__nets": 17539, + "globalroute__design__rows": 170, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "globalroute__design__sites": 213350, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 41583, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 35.61, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 1870, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00019311, + "globalroute__global_route__fastroute__finalization_s": 0.00550617, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000156946, + "globalroute__global_route__fastroute__monotonic_s": 0.00143068, + "globalroute__global_route__fastroute__new_route_l_s": 3.0085e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, + "globalroute__global_route__fastroute__route_l_s": 6.1903e-05, + "globalroute__global_route__fastroute__route_z_s": 7.992e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 4.0471e-05, + "globalroute__global_route__vias": 377, + "globalroute__global_route__wirelength": 375684, + "globalroute__mem__peak": 587988.0, + "globalroute__power__internal__total": 0.0169318, + "globalroute__power__leakage__total": 0.000549733, + "globalroute__power__switching__total": 0.0140653, + "globalroute__power__total": 0.0315468, + "globalroute__route__net": 17532, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 211774, + "globalroute__runtime__total": "0:35.61", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.0531637, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.40023, + "globalroute__timing__drv__setup_violation_count": 88, + "globalroute__timing__fmax": 531213000.0, + "globalroute__timing__fmax__clock__core_clock": 451022000.0, + "globalroute__timing__fmax__clock__vclk_core_clock": 531213000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.0859148, + "globalroute__timing__setup__tns": -0.829097, + "globalroute__timing__setup__ws": -0.0171851, + "globalroute__utilizatin__before__dpl": 51.5702, + "placeopt__cpu__total": 8.49, + "placeopt__design__core__area": 56751.1, + "placeopt__design__die__area": 57929.3, + "placeopt__design__instance__area": 28671.6, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 28671.6, + "placeopt__design__instance__count": 14995, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 14995, + "placeopt__design__instance__utilization": 0.505217, + "placeopt__design__instance__utilization__stdcell": 0.505217, + "placeopt__design__io": 266, + "placeopt__design__nets": 17233, + "placeopt__design__rows": 170, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, + "placeopt__design__sites": 213350, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, + "placeopt__elapsed_seconds": 5.34, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 200548.0, + "placeopt__power__internal__total": 0.0130089, + "placeopt__power__leakage__total": 0.000535618, + "placeopt__power__switching__total": 0.00960454, + "placeopt__power__total": 0.0231491, + "placeopt__runtime__total": "0:05.34", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0508591, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.409508, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 539780000.0, + "placeopt__timing__fmax__clock__core_clock": 458118000.0, + "placeopt__timing__fmax__clock__vclk_core_clock": 539780000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.0447697, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0.0171569, + "run__flow__design": "ibex", + "run__flow__generate_date": "2026-06-17 07:52", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "66b7ae01-5bfd-41c8-9923-063692339ca4", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "d62ca5e98a2d8d44c61de670097e0a95186b8865", + "synth__cpu__total": 32.57, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 28485.7, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 28485.7, + "synth__design__instance__count": 14871, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 14871, + "synth__design__io": 264, + "synth__design__nets": 17533, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 32.37, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 111084.0, + "synth__netlist__hash": "69690eec0194a9f3f2caa44cfafff668f1ad2b5e", + "synth__runtime__total": "0:32.37", + "total_elapsed_seconds": 127.98, + "total_time": "0:02:07.980000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/jpeg/metadata-base-ok.json b/flow/designs/nangate45/jpeg/metadata-base-ok.json new file mode 100644 index 0000000000..cbf89a06c5 --- /dev/null +++ b/flow/designs/nangate45/jpeg/metadata-base-ok.json @@ -0,0 +1,496 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 1.0000", + "vclk_clk: 1.0000" + ], + "cts__clock__skew__hold": 0.0180917, + "cts__clock__skew__setup": 0.0180917, + "cts__cpu__total": 256.86, + "cts__design__core__area": 107807, + "cts__design__die__area": 109756, + "cts__design__instance__area": 91211.1, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 91211.1, + "cts__design__instance__count": 60538, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 29, + "cts__design__instance__count__stdcell": 60538, + "cts__design__instance__displacement__max": 9.35, + "cts__design__instance__displacement__mean": 0.0505, + "cts__design__instance__displacement__total": 3065.58, + "cts__design__instance__utilization": 0.846063, + "cts__design__instance__utilization__stdcell": 0.846063, + "cts__design__io": 49, + "cts__design__nets": 71570, + "cts__design__rows": 234, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "cts__design__sites": 405288, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 6334570.0, + "cts__dpl__hpwl__delta__percent": 1, + "cts__elapsed_seconds": 90.22, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 490772.0, + "cts__power__internal__total": 0.319998, + "cts__power__leakage__total": 0.0019491, + "cts__power__switching__total": 0.253062, + "cts__power__total": 0.575009, + "cts__route__wirelength__estimated": 507826, + "cts__runtime__total": "1:30.22", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.0463606, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.396692, + "cts__timing__drv__setup_violation_count": 643, + "cts__timing__fmax": 911280000.0, + "cts__timing__fmax__clock__clk": 911280000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.0277638, + "cts__timing__setup__tns": -38.8537, + "cts__timing__setup__ws": -0.0973581, + "cts__utilizatin__before__dpl": 84.6063, + "design__io__hpwl": 5630123, + "design__violations": 0, + "detailedplace__cpu__total": 46.94, + "detailedplace__design__core__area": 107807, + "detailedplace__design__die__area": 109756, + "detailedplace__design__instance__area": 89594.4, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 89594.4, + "detailedplace__design__instance__count": 59258, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 59258, + "detailedplace__design__instance__displacement__max": 15.3765, + "detailedplace__design__instance__displacement__mean": 1.4205, + "detailedplace__design__instance__displacement__total": 84199.8, + "detailedplace__design__instance__utilization": 0.831066, + "detailedplace__design__instance__utilization__stdcell": 0.831066, + "detailedplace__design__io": 49, + "detailedplace__design__nets": 70839, + "detailedplace__design__rows": 234, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "detailedplace__design__sites": 405288, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 158365000.0, + "detailedplace__dpl__hpwl__delta__percent": 18, + "detailedplace__elapsed_seconds": 35.65, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 462276.0, + "detailedplace__power__internal__total": 0.308838, + "detailedplace__power__leakage__total": 0.00190487, + "detailedplace__power__switching__total": 0.238517, + "detailedplace__power__total": 0.549259, + "detailedplace__route__wirelength__estimated": 516146, + "detailedplace__runtime__total": "0:35.65", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.0463606, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.396692, + "detailedplace__timing__drv__setup_violation_count": 661, + "detailedplace__timing__fmax": 885465000.0, + "detailedplace__timing__fmax__clock__clk": 885465000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.0326803, + "detailedplace__timing__setup__tns": -48.6335, + "detailedplace__timing__setup__ws": -0.129351, + "detailedplace__utilizatin__before__dpl": 83.1066, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 3, + "detailedroute__flow__warnings__count__DRT-0120": 1, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 11629, + "detailedroute__route__drc_errors__iter__1": 4376, + "detailedroute__route__drc_errors__iter__2": 3936, + "detailedroute__route__drc_errors__iter__3": 174, + "detailedroute__route__drc_errors__iter__4": 2, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 71598, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 371670, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 371670, + "detailedroute__route__wirelength": 569308, + "detailedroute__route__wirelength__iter__0": 575088, + "detailedroute__route__wirelength__iter__1": 570145, + "detailedroute__route__wirelength__iter__2": 569483, + "detailedroute__route__wirelength__iter__3": 569317, + "detailedroute__route__wirelength__iter__4": 569307, + "detailedroute__route__wirelength__iter__5": 569308, + "finish__clock__skew__hold": 0.027253, + "finish__clock__skew__setup": 0.027253, + "finish__cpu__total": 65.4, + "finish__design__core__area": 107807, + "finish__design__die__area": 109756, + "finish__design__instance__area": 91384.6, + "finish__design__instance__area__class__clock_buffer": 1119.33, + "finish__design__instance__area__class__clock_inverter": 242.326, + "finish__design__instance__area__class__fill_cell": 16422, + "finish__design__instance__area__class__inverter": 6803.48, + "finish__design__instance__area__class__multi_input_combinational_cell": 57967.8, + "finish__design__instance__area__class__sequential_cell": 19883.5, + "finish__design__instance__area__class__tap_cell": 187.264, + "finish__design__instance__area__class__timing_repair_buffer": 5180.88, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 91384.6, + "finish__design__instance__count": 83323, + "finish__design__instance__count__class__clock_buffer": 930, + "finish__design__instance__count__class__clock_inverter": 321, + "finish__design__instance__count__class__fill_cell": 22755, + "finish__design__instance__count__class__inverter": 12618, + "finish__design__instance__count__class__multi_input_combinational_cell": 36222, + "finish__design__instance__count__class__sequential_cell": 4384, + "finish__design__instance__count__class__tap_cell": 704, + "finish__design__instance__count__class__timing_repair_buffer": 5389, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 60568, + "finish__design__instance__utilization": 0.847671, + "finish__design__instance__utilization__stdcell": 0.847671, + "finish__design__io": 49, + "finish__design__nets": 71600, + "finish__design__rows": 234, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "finish__design__sites": 405288, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.07185, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0299455, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0716896, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0922677, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.02831, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0922677, + "finish__elapsed_seconds": 49.65, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 1175448.0, + "finish__power__internal__total": 0.321646, + "finish__power__leakage__total": 0.00195742, + "finish__power__switching__total": 0.258018, + "finish__power__total": 0.581622, + "finish__runtime__total": "0:49.65", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.0471228, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.393161, + "finish__timing__drv__setup_violation_count": 657, + "finish__timing__fmax": 897960000.0, + "finish__timing__fmax__clock__clk": 897960000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.0396442, + "finish__timing__setup__tns": -43.2762, + "finish__timing__setup__ws": -0.113635, + "finish__timing__wns_percent_delay": -8.404232, + "finish_merge__cpu__total": 3.43, + "finish_merge__elapsed_seconds": 3.87, + "finish_merge__mem__peak": 638148.0, + "finish_merge__runtime__total": "0:03.87", + "floorplan__cpu__total": 121.24, + "floorplan__design__core__area": 107807, + "floorplan__design__die__area": 109756, + "floorplan__design__instance__area": 86926.7, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 86926.7, + "floorplan__design__instance__count": 56230, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 56230, + "floorplan__design__instance__utilization": 0.80632, + "floorplan__design__instance__utilization__stdcell": 0.80632, + "floorplan__design__io": 47, + "floorplan__design__nets": 68513, + "floorplan__design__rows": 234, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "floorplan__design__sites": 405288, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "floorplan__elapsed_seconds": 42.93, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 344412.0, + "floorplan__power__internal__total": 0.28493, + "floorplan__power__leakage__total": 0.00181015, + "floorplan__power__switching__total": 0.193313, + "floorplan__power__total": 0.480053, + "floorplan__runtime__total": "0:42.93", + "floorplan__timing__fmax": 705083000.0, + "floorplan__timing__fmax__clock__clk": 705083000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.0185581, + "floorplan__timing__setup__tns": -251.373, + "floorplan__timing__setup__ws": -0.418272, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 480.82, + "globalplace__design__core__area": 107807, + "globalplace__design__die__area": 109756, + "globalplace__design__instance__area": 89594.4, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 89594.4, + "globalplace__design__instance__count": 59258, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 59258, + "globalplace__design__instance__utilization": 0.831066, + "globalplace__design__instance__utilization__stdcell": 0.831066, + "globalplace__design__io": 49, + "globalplace__design__nets": 70839, + "globalplace__design__rows": 234, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "globalplace__design__sites": 405288, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "globalplace__elapsed_seconds": 71.49, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 798712.0, + "globalplace__power__internal__total": 0.308741, + "globalplace__power__leakage__total": 0.00190487, + "globalplace__power__switching__total": 0.235018, + "globalplace__power__total": 0.545664, + "globalplace__runtime__total": "1:11.49", + "globalplace__timing__fmax": 891842000.0, + "globalplace__timing__fmax__clock__clk": 891842000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.0324071, + "globalplace__timing__setup__tns": -45.6668, + "globalplace__timing__setup__ws": -0.121275, + "globalplace_io__cpu__total": 0.49, + "globalplace_io__elapsed_seconds": 0.61, + "globalplace_io__mem__peak": 205332.0, + "globalplace_io__runtime__total": "0:00.61", + "globalplace_skip_io__cpu__total": 143.37, + "globalplace_skip_io__elapsed_seconds": 7.8, + "globalplace_skip_io__mem__peak": 280048.0, + "globalplace_skip_io__runtime__total": "0:07.80", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0179142, + "globalroute__clock__skew__setup": 0.0179142, + "globalroute__cpu__total": 1576.56, + "globalroute__design__core__area": 107807, + "globalroute__design__die__area": 109756, + "globalroute__design__instance__area": 91384.6, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 91384.6, + "globalroute__design__instance__count": 60568, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 28, + "globalroute__design__instance__count__stdcell": 60568, + "globalroute__design__instance__displacement__max": 9.76, + "globalroute__design__instance__displacement__mean": 0.0445, + "globalroute__design__instance__displacement__total": 2706.54, + "globalroute__design__instance__utilization": 0.847671, + "globalroute__design__instance__utilization__stdcell": 0.847671, + "globalroute__design__io": 49, + "globalroute__design__nets": 71600, + "globalroute__design__rows": 234, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "globalroute__design__sites": 405288, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 5823800.0, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 185.81, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 3883, + "globalroute__flow__warnings__count__DRT-0120": 1, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00496986, + "globalroute__global_route__fastroute__finalization_s": 0.0554645, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00289528, + "globalroute__global_route__fastroute__monotonic_s": 0.00557498, + "globalroute__global_route__fastroute__new_route_l_s": 0.00101497, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, + "globalroute__global_route__fastroute__route_l_s": 0.00144699, + "globalroute__global_route__fastroute__route_z_s": 9.265e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.0012925, + "globalroute__global_route__vias": 13235, + "globalroute__global_route__wirelength": 895090, + "globalroute__mem__peak": 1088932.0, + "globalroute__power__internal__total": 0.322227, + "globalroute__power__leakage__total": 0.00195742, + "globalroute__power__switching__total": 0.277153, + "globalroute__power__total": 0.601337, + "globalroute__route__net": 71568, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 511173, + "globalroute__runtime__total": "3:05.81", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.086285, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.411397, + "globalroute__timing__drv__setup_violation_count": 668, + "globalroute__timing__fmax": 896562000.0, + "globalroute__timing__fmax__clock__clk": 896562000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.014392, + "globalroute__timing__setup__tns": -47.4744, + "globalroute__timing__setup__ws": -0.115372, + "globalroute__utilizatin__before__dpl": 84.7671, + "placeopt__cpu__total": 30.73, + "placeopt__design__core__area": 107807, + "placeopt__design__die__area": 109756, + "placeopt__design__instance__area": 89594.4, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 89594.4, + "placeopt__design__instance__count": 59258, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 59258, + "placeopt__design__instance__utilization": 0.831066, + "placeopt__design__instance__utilization__stdcell": 0.831066, + "placeopt__design__io": 49, + "placeopt__design__nets": 70839, + "placeopt__design__rows": 234, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, + "placeopt__design__sites": 405288, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, + "placeopt__elapsed_seconds": 18.95, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 391932.0, + "placeopt__power__internal__total": 0.308741, + "placeopt__power__leakage__total": 0.00190487, + "placeopt__power__switching__total": 0.235018, + "placeopt__power__total": 0.545664, + "placeopt__runtime__total": "0:18.95", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0326718, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.388945, + "placeopt__timing__drv__setup_violation_count": 657, + "placeopt__timing__fmax": 891842000.0, + "placeopt__timing__fmax__clock__clk": 891842000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.0324071, + "placeopt__timing__setup__tns": -45.6668, + "placeopt__timing__setup__ws": -0.121275, + "run__flow__design": "jpeg", + "run__flow__generate_date": "2026-06-17 08:02", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "872fa5a2-6210-4858-a489-671959fc4614", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "56c9540922259f15a1fffb9059112f37e4b738e5", + "synth__cpu__total": 38.13, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 86749, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 86749, + "synth__design__instance__count": 56230, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 56230, + "synth__design__io": 47, + "synth__design__nets": 68513, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 33.5, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 429656.0, + "synth__netlist__hash": "7c78f4d083cd663a3e077213ee11a8c23d7db0c6", + "synth__runtime__total": "0:33.50", + "total_elapsed_seconds": 540.48, + "total_time": "0:09:00.480000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/swerv/metadata-base-ok.json b/flow/designs/nangate45/swerv/metadata-base-ok.json new file mode 100644 index 0000000000..9d66531318 --- /dev/null +++ b/flow/designs/nangate45/swerv/metadata-base-ok.json @@ -0,0 +1,521 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 1.7500", + "vclk_core_clock: 1.7500" + ], + "cts__clock__skew__hold": 0.041847, + "cts__clock__skew__setup": 0.041847, + "cts__cpu__total": 410.98, + "cts__design__core__area": 221831, + "cts__design__die__area": 232165, + "cts__design__instance__area": 158407, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 158407, + "cts__design__instance__count": 88398, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 4, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 63, + "cts__design__instance__count__stdcell": 88398, + "cts__design__instance__displacement__max": 7, + "cts__design__instance__displacement__mean": 0.0185, + "cts__design__instance__displacement__total": 1648.27, + "cts__design__instance__utilization": 0.714089, + "cts__design__instance__utilization__stdcell": 0.714089, + "cts__design__io": 2041, + "cts__design__nets": 101012, + "cts__design__rows": 336, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "cts__design__sites": 833952, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 2611220.0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 194.96, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 852340.0, + "cts__power__internal__total": 0.0888125, + "cts__power__leakage__total": 0.00309229, + "cts__power__switching__total": 0.047477, + "cts__power__total": 0.139382, + "cts__route__wirelength__estimated": 1647670.0, + "cts__runtime__total": "3:14.96", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 48, + "cts__timing__drv__max_cap_limit": -0.372396, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 3, + "cts__timing__drv__max_slew_limit": -0.120501, + "cts__timing__drv__setup_violation_count": 1671, + "cts__timing__fmax": 1023780000.0, + "cts__timing__fmax__clock__core_clock": 447057000.0, + "cts__timing__fmax__clock__vclk_core_clock": 1023780000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.0152159, + "cts__timing__setup__tns": -357.893, + "cts__timing__setup__ws": -0.583337, + "cts__utilizatin__before__dpl": 71.4089, + "design__io__hpwl": 442144346, + "design__violations": 0, + "detailedplace__cpu__total": 81.61, + "detailedplace__design__core__area": 221831, + "detailedplace__design__die__area": 232165, + "detailedplace__design__instance__area": 154302, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 154302, + "detailedplace__design__instance__count": 85242, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 85242, + "detailedplace__design__instance__displacement__max": 6.1265, + "detailedplace__design__instance__displacement__mean": 0.909, + "detailedplace__design__instance__displacement__total": 77525.9, + "detailedplace__design__instance__utilization": 0.695584, + "detailedplace__design__instance__utilization__stdcell": 0.695584, + "detailedplace__design__io": 2041, + "detailedplace__design__nets": 99160, + "detailedplace__design__rows": 336, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "detailedplace__design__sites": 833952, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 126973000.0, + "detailedplace__dpl__hpwl__delta__percent": 4, + "detailedplace__elapsed_seconds": 57.01, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 727416.0, + "detailedplace__power__internal__total": 0.0752117, + "detailedplace__power__leakage__total": 0.00298234, + "detailedplace__power__switching__total": 0.0315774, + "detailedplace__power__total": 0.109771, + "detailedplace__route__wirelength__estimated": 1626650.0, + "detailedplace__runtime__total": "0:57.01", + "detailedplace__timing__drv__hold_violation_count": 69, + "detailedplace__timing__drv__max_cap": 55, + "detailedplace__timing__drv__max_cap_limit": -0.372782, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 3, + "detailedplace__timing__drv__max_slew_limit": -0.108132, + "detailedplace__timing__drv__setup_violation_count": 1618, + "detailedplace__timing__fmax": 1025000000.0, + "detailedplace__timing__fmax__clock__core_clock": 367513000.0, + "detailedplace__timing__fmax__clock__vclk_core_clock": 1025000000.0, + "detailedplace__timing__hold__tns": -1.30815, + "detailedplace__timing__hold__ws": -0.0465595, + "detailedplace__timing__setup__tns": -786.193, + "detailedplace__timing__setup__ws": -0.97099, + "detailedplace__utilizatin__before__dpl": 69.5584, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 3, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 35529, + "detailedroute__route__drc_errors__iter__1": 17577, + "detailedroute__route__drc_errors__iter__2": 16492, + "detailedroute__route__drc_errors__iter__3": 1385, + "detailedroute__route__drc_errors__iter__4": 120, + "detailedroute__route__drc_errors__iter__5": 17, + "detailedroute__route__drc_errors__iter__6": 11, + "detailedroute__route__drc_errors__iter__7": 11, + "detailedroute__route__drc_errors__iter__8": 0, + "detailedroute__route__net": 101266, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 767418, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 767418, + "detailedroute__route__wirelength": 2047819, + "detailedroute__route__wirelength__iter__0": 2062932, + "detailedroute__route__wirelength__iter__1": 2050735, + "detailedroute__route__wirelength__iter__2": 2047491, + "detailedroute__route__wirelength__iter__3": 2047749, + "detailedroute__route__wirelength__iter__4": 2047790, + "detailedroute__route__wirelength__iter__5": 2047821, + "detailedroute__route__wirelength__iter__6": 2047821, + "detailedroute__route__wirelength__iter__7": 2047821, + "detailedroute__route__wirelength__iter__8": 2047819, + "finish__clock__skew__hold": 0.0629761, + "finish__clock__skew__setup": 0.0629761, + "finish__cpu__total": 166.44, + "finish__design__core__area": 221831, + "finish__design__die__area": 232165, + "finish__design__instance__area": 159428, + "finish__design__instance__area__class__clock_buffer": 2854.98, + "finish__design__instance__area__class__clock_inverter": 464.702, + "finish__design__instance__area__class__fill_cell": 62403.1, + "finish__design__instance__area__class__inverter": 2066.29, + "finish__design__instance__area__class__multi_input_combinational_cell": 84165.1, + "finish__design__instance__area__class__sequential_cell": 60007.2, + "finish__design__instance__area__class__tap_cell": 313.614, + "finish__design__instance__area__class__timing_repair_buffer": 9556.32, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 159428, + "finish__design__instance__count": 158628, + "finish__design__instance__count__class__clock_buffer": 2383, + "finish__design__instance__count__class__clock_inverter": 702, + "finish__design__instance__count__class__fill_cell": 69974, + "finish__design__instance__count__class__inverter": 3855, + "finish__design__instance__count__class__multi_input_combinational_cell": 59679, + "finish__design__instance__count__class__sequential_cell": 11274, + "finish__design__instance__count__class__tap_cell": 1179, + "finish__design__instance__count__class__timing_repair_buffer": 9582, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 88654, + "finish__design__instance__utilization": 0.718691, + "finish__design__instance__utilization__stdcell": 0.718691, + "finish__design__io": 2041, + "finish__design__nets": 101268, + "finish__design__rows": 336, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "finish__design__sites": 833952, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09644, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00311239, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0209337, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0121041, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.07907, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0121041, + "finish__elapsed_seconds": 112.11, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 2038360.0, + "finish__power__internal__total": 0.0894562, + "finish__power__leakage__total": 0.0031347, + "finish__power__switching__total": 0.0509646, + "finish__power__total": 0.143556, + "finish__runtime__total": "1:52.11", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 52, + "finish__timing__drv__max_cap_limit": -0.182833, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.170966, + "finish__timing__drv__setup_violation_count": 1874, + "finish__timing__fmax": 1029610000.0, + "finish__timing__fmax__clock__core_clock": 449485000.0, + "finish__timing__fmax__clock__vclk_core_clock": 1029610000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.0229468, + "finish__timing__setup__tns": -472.808, + "finish__timing__setup__ws": -0.58943, + "finish__timing__wns_percent_delay": -25.087256, + "finish_merge__cpu__total": 5.89, + "finish_merge__elapsed_seconds": 6.32, + "finish_merge__mem__peak": 828920.0, + "finish_merge__runtime__total": "0:06.32", + "floorplan__cpu__total": 205.29, + "floorplan__design__core__area": 221831, + "floorplan__design__die__area": 232165, + "floorplan__design__instance__area": 144879, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 144879, + "floorplan__design__instance__count": 75069, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 75069, + "floorplan__design__instance__utilization": 0.653105, + "floorplan__design__instance__utilization__stdcell": 0.653105, + "floorplan__design__io": 2039, + "floorplan__design__nets": 90191, + "floorplan__design__rows": 336, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "floorplan__design__sites": 833952, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "floorplan__elapsed_seconds": 192.74, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 492644.0, + "floorplan__power__internal__total": 0.0762127, + "floorplan__power__leakage__total": 0.00267221, + "floorplan__power__switching__total": 0.0177102, + "floorplan__power__total": 0.0965951, + "floorplan__runtime__total": "3:12.74", + "floorplan__timing__fmax": 81016600.0, + "floorplan__timing__fmax__clock__core_clock": 69706100.0, + "floorplan__timing__fmax__clock__vclk_core_clock": 81016600.0, + "floorplan__timing__hold__tns": -24540.3, + "floorplan__timing__hold__ws": -2.25381, + "floorplan__timing__setup__tns": -147069, + "floorplan__timing__setup__ws": -12.8525, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__GPL-0302": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 983.12, + "globalplace__design__core__area": 221831, + "globalplace__design__die__area": 232165, + "globalplace__design__instance__area": 154332, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 154332, + "globalplace__design__instance__count": 85234, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 85234, + "globalplace__design__instance__utilization": 0.695717, + "globalplace__design__instance__utilization__stdcell": 0.695717, + "globalplace__design__io": 2041, + "globalplace__design__nets": 99179, + "globalplace__design__rows": 336, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "globalplace__design__sites": 833952, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "globalplace__elapsed_seconds": 163.68, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 3, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 3, + "globalplace__mem__peak": 1265632.0, + "globalplace__power__internal__total": 0.0751968, + "globalplace__power__leakage__total": 0.00298216, + "globalplace__power__switching__total": 0.0317559, + "globalplace__power__total": 0.109935, + "globalplace__runtime__total": "2:43.68", + "globalplace__timing__fmax": 1026480000.0, + "globalplace__timing__fmax__clock__core_clock": 450379000.0, + "globalplace__timing__fmax__clock__vclk_core_clock": 1026480000.0, + "globalplace__timing__hold__tns": -1.10582, + "globalplace__timing__hold__ws": -0.03693, + "globalplace__timing__setup__tns": -384.555, + "globalplace__timing__setup__ws": -0.711226, + "globalplace_io__cpu__total": 0.96, + "globalplace_io__elapsed_seconds": 1.13, + "globalplace_io__mem__peak": 266708.0, + "globalplace_io__runtime__total": "0:01.13", + "globalplace_skip_io__cpu__total": 213.7, + "globalplace_skip_io__elapsed_seconds": 13.18, + "globalplace_skip_io__mem__peak": 394604.0, + "globalplace_skip_io__runtime__total": "0:13.18", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0635283, + "globalroute__clock__skew__setup": 0.0635283, + "globalroute__cpu__total": 2468.36, + "globalroute__design__core__area": 221831, + "globalroute__design__die__area": 232165, + "globalroute__design__instance__area": 159428, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 159428, + "globalroute__design__instance__count": 88654, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 93, + "globalroute__design__instance__count__stdcell": 88654, + "globalroute__design__instance__displacement__max": 12.98, + "globalroute__design__instance__displacement__mean": 0.0295, + "globalroute__design__instance__displacement__total": 2635.17, + "globalroute__design__instance__utilization": 0.718691, + "globalroute__design__instance__utilization__stdcell": 0.718691, + "globalroute__design__io": 2041, + "globalroute__design__nets": 101268, + "globalroute__design__rows": 336, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "globalroute__design__sites": 833952, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 4804640.0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 299.64, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 10680, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__GRT-0273": 1, + "globalroute__flow__warnings__count__GRT-0297": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 8, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0107375, + "globalroute__global_route__fastroute__finalization_s": 0.501499, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.0058568, + "globalroute__global_route__fastroute__monotonic_s": 0.0260565, + "globalroute__global_route__fastroute__new_route_l_s": 0.00280785, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.100585, + "globalroute__global_route__fastroute__route_l_s": 0.00451142, + "globalroute__global_route__fastroute__route_z_s": 0.00054001, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.00334938, + "globalroute__global_route__vias": 23948, + "globalroute__global_route__wirelength": 2751786, + "globalroute__mem__peak": 2101904.0, + "globalroute__power__internal__total": 0.0894661, + "globalroute__power__leakage__total": 0.0031347, + "globalroute__power__switching__total": 0.0518429, + "globalroute__power__total": 0.144444, + "globalroute__route__net": 101010, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 1656120.0, + "globalroute__runtime__total": "4:59.64", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 7, + "globalroute__timing__drv__max_cap_limit": -1.76053, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 1, + "globalroute__timing__drv__max_slew_limit": -0.863809, + "globalroute__timing__drv__setup_violation_count": 1883, + "globalroute__timing__fmax": 1039640000.0, + "globalroute__timing__fmax__clock__core_clock": 449912000.0, + "globalroute__timing__fmax__clock__vclk_core_clock": 1039640000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.0235098, + "globalroute__timing__setup__tns": -468.081, + "globalroute__timing__setup__ws": -0.631218, + "globalroute__utilizatin__before__dpl": 71.8691, + "placeopt__cpu__total": 444.94, + "placeopt__design__core__area": 221831, + "placeopt__design__die__area": 232165, + "placeopt__design__instance__area": 154302, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 154302, + "placeopt__design__instance__count": 85242, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 85242, + "placeopt__design__instance__count__swapped_arithmetic_operator": 2, + "placeopt__design__instance__utilization": 0.695584, + "placeopt__design__instance__utilization__stdcell": 0.695584, + "placeopt__design__io": 2041, + "placeopt__design__nets": 99160, + "placeopt__design__rows": 336, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, + "placeopt__design__sites": 833952, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, + "placeopt__elapsed_seconds": 69.94, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 2, + "placeopt__flow__warnings__count__ODB-0453": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 747192.0, + "placeopt__power__internal__total": 0.0751542, + "placeopt__power__leakage__total": 0.00298234, + "placeopt__power__switching__total": 0.0318139, + "placeopt__power__total": 0.10995, + "placeopt__runtime__total": "1:09.94", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 32, + "placeopt__timing__drv__max_cap": 1, + "placeopt__timing__drv__max_cap_limit": -0.0419675, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.333902, + "placeopt__timing__drv__setup_violation_count": 1128, + "placeopt__timing__fmax": 1026480000.0, + "placeopt__timing__fmax__clock__core_clock": 448849000.0, + "placeopt__timing__fmax__clock__vclk_core_clock": 1026480000.0, + "placeopt__timing__hold__tns": -1.10582, + "placeopt__timing__hold__ws": -0.03693, + "placeopt__timing__setup__tns": -389.997, + "placeopt__timing__setup__ws": -0.711226, + "run__flow__design": "swerv", + "run__flow__generate_date": "2026-06-17 08:21", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "36914da4-c2f6-4abb-8641-d60d069bf2d1", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "f629e4aa498e447379b68ffc9cdb766011e285b4", + "synth__cpu__total": 306.97, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 144709, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 144709, + "synth__design__instance__count": 74754, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 74754, + "synth__design__io": 2039, + "synth__design__nets": 89876, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 267.38, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 1287988.0, + "synth__netlist__hash": "506af1f9684109c71fdfad3ca8b29cc6d34b36ed", + "synth__runtime__total": "4:27.38", + "total_elapsed_seconds": 1378.09, + "total_time": "0:22:58.090000" +} \ No newline at end of file diff --git a/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json b/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json new file mode 100644 index 0000000000..658fd7703f --- /dev/null +++ b/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json @@ -0,0 +1,507 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 2.0000", + "vclk_core_clock: 2.0000" + ], + "cts__clock__skew__hold": 0.0653423, + "cts__clock__skew__setup": 0.0653423, + "cts__cpu__total": 272.89, + "cts__design__core__area": 1056660.0, + "cts__design__die__area": 1100000.0, + "cts__design__instance__area": 638355, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 471245, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 167111, + "cts__design__instance__count": 99632, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 5, + "cts__design__instance__count__macros": 28, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 48, + "cts__design__instance__count__stdcell": 99604, + "cts__design__instance__displacement__max": 3.1575, + "cts__design__instance__displacement__mean": 0.0045, + "cts__design__instance__displacement__total": 466.464, + "cts__design__instance__utilization": 0.604124, + "cts__design__instance__utilization__stdcell": 0.285455, + "cts__design__io": 1418, + "cts__design__nets": 106657, + "cts__design__rows": 2987, + "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "cts__design__sites": 2082359, + "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 666092, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 172.62, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 1052236.0, + "cts__power__internal__total": 0.181064, + "cts__power__leakage__total": 0.0240215, + "cts__power__switching__total": 0.0618431, + "cts__power__total": 0.266929, + "cts__route__wirelength__estimated": 3213120.0, + "cts__runtime__total": "2:52.62", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 3, + "cts__timing__drv__max_cap_limit": -0.211757, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.199112, + "cts__timing__drv__setup_violation_count": 1578, + "cts__timing__fmax": 445583000.0, + "cts__timing__fmax__clock__core_clock": 445583000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.0115824, + "cts__timing__setup__tns": -222.612, + "cts__timing__setup__ws": -0.244251, + "cts__utilizatin__before__dpl": 60.4124, + "design__io__hpwl": 1106130663, + "design__violations": 0, + "detailedplace__cpu__total": 63.02, + "detailedplace__design__core__area": 1056660.0, + "detailedplace__design__die__area": 1100000.0, + "detailedplace__design__instance__area": 634048, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 471245, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 162803, + "detailedplace__design__instance__count": 96354, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 28, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 96326, + "detailedplace__design__instance__displacement__max": 98.9035, + "detailedplace__design__instance__displacement__mean": 0.8585, + "detailedplace__design__instance__displacement__total": 82737.1, + "detailedplace__design__instance__utilization": 0.600048, + "detailedplace__design__instance__utilization__stdcell": 0.278098, + "detailedplace__design__io": 1418, + "detailedplace__design__nets": 104726, + "detailedplace__design__rows": 2987, + "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "detailedplace__design__sites": 2082359, + "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 89053200.0, + "detailedplace__dpl__hpwl__delta__percent": 1, + "detailedplace__elapsed_seconds": 49.13, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 994364.0, + "detailedplace__power__internal__total": 0.168974, + "detailedplace__power__leakage__total": 0.0239075, + "detailedplace__power__switching__total": 0.0458074, + "detailedplace__power__total": 0.238689, + "detailedplace__route__wirelength__estimated": 3207840.0, + "detailedplace__runtime__total": "0:49.13", + "detailedplace__timing__drv__hold_violation_count": 33, + "detailedplace__timing__drv__max_cap": 3, + "detailedplace__timing__drv__max_cap_limit": -0.212882, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.198402, + "detailedplace__timing__drv__setup_violation_count": 1589, + "detailedplace__timing__fmax": 405598000.0, + "detailedplace__timing__fmax__clock__core_clock": 405598000.0, + "detailedplace__timing__hold__tns": -1.21687, + "detailedplace__timing__hold__ws": -0.0566967, + "detailedplace__timing__setup__tns": -450.399, + "detailedplace__timing__setup__ws": -0.465495, + "detailedplace__utilizatin__before__dpl": 60.0048, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 3, + "detailedroute__flow__warnings__count__GRT-0246": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 30753, + "detailedroute__route__drc_errors__iter__1": 11297, + "detailedroute__route__drc_errors__iter__2": 10426, + "detailedroute__route__drc_errors__iter__3": 450, + "detailedroute__route__drc_errors__iter__4": 17, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 106692, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 792786, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 792786, + "detailedroute__route__wirelength": 3645284, + "detailedroute__route__wirelength__iter__0": 3658936, + "detailedroute__route__wirelength__iter__1": 3647202, + "detailedroute__route__wirelength__iter__2": 3644535, + "detailedroute__route__wirelength__iter__3": 3645318, + "detailedroute__route__wirelength__iter__4": 3645297, + "detailedroute__route__wirelength__iter__5": 3645284, + "finish__clock__skew__hold": 0.0985266, + "finish__clock__skew__setup": 0.0985266, + "finish__cpu__total": 137.89, + "finish__design__core__area": 1056660.0, + "finish__design__die__area": 1100000.0, + "finish__design__instance__area": 638579, + "finish__design__instance__area__class__clock_buffer": 2989.57, + "finish__design__instance__area__class__clock_inverter": 523.754, + "finish__design__instance__area__class__fill_cell": 386573, + "finish__design__instance__area__class__inverter": 2013.09, + "finish__design__instance__area__class__macro": 471245, + "finish__design__instance__area__class__multi_input_combinational_cell": 87303.1, + "finish__design__instance__area__class__sequential_cell": 60220.5, + "finish__design__instance__area__class__tap_cell": 1985.16, + "finish__design__instance__area__class__timing_repair_buffer": 12299.6, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 471245, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 167335, + "finish__design__instance__count": 250814, + "finish__design__instance__count__class__clock_buffer": 2481, + "finish__design__instance__count__class__clock_inverter": 736, + "finish__design__instance__count__class__fill_cell": 151145, + "finish__design__instance__count__class__inverter": 3766, + "finish__design__instance__count__class__macro": 28, + "finish__design__instance__count__class__multi_input_combinational_cell": 61895, + "finish__design__instance__count__class__sequential_cell": 11308, + "finish__design__instance__count__class__tap_cell": 7463, + "finish__design__instance__count__class__timing_repair_buffer": 11992, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 28, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 99641, + "finish__design__instance__utilization": 0.604336, + "finish__design__instance__utilization__stdcell": 0.285838, + "finish__design__io": 1418, + "finish__design__nets": 106694, + "finish__design__rows": 2987, + "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "finish__design__sites": 2082359, + "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09838, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00161679, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0170009, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0186787, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.083, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0186787, + "finish__elapsed_seconds": 103.61, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 2375388.0, + "finish__power__internal__total": 0.181393, + "finish__power__leakage__total": 0.0240305, + "finish__power__switching__total": 0.0650711, + "finish__power__total": 0.270495, + "finish__runtime__total": "1:43.61", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 26, + "finish__timing__drv__max_cap_limit": -0.15988, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.232313, + "finish__timing__drv__setup_violation_count": 1797, + "finish__timing__fmax": 444469000.0, + "finish__timing__fmax__clock__core_clock": 444469000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.015079, + "finish__timing__setup__tns": -246.898, + "finish__timing__setup__ws": -0.249878, + "finish__timing__wns_percent_delay": -9.355346, + "finish_merge__cpu__total": 5.26, + "finish_merge__elapsed_seconds": 5.43, + "finish_merge__mem__peak": 903816.0, + "finish_merge__runtime__total": "0:05.43", + "floorplan__cpu__total": 146.22, + "floorplan__design__core__area": 1056660.0, + "floorplan__design__die__area": 1100000.0, + "floorplan__design__instance__area": 619048, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 471245, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 147803, + "floorplan__design__instance__count": 77375, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 28, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 77347, + "floorplan__design__instance__utilization": 0.585852, + "floorplan__design__instance__utilization__stdcell": 0.252475, + "floorplan__design__io": 1416, + "floorplan__design__nets": 93208, + "floorplan__design__rows": 699, + "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 699, + "floorplan__design__sites": 3972417, + "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3972417, + "floorplan__elapsed_seconds": 139.61, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 3, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 3, + "floorplan__mem__peak": 502508.0, + "floorplan__power__internal__total": 0.167737, + "floorplan__power__leakage__total": 0.0234333, + "floorplan__power__switching__total": 0.0196611, + "floorplan__power__total": 0.210831, + "floorplan__runtime__total": "2:19.61", + "floorplan__timing__fmax": 69489600.0, + "floorplan__timing__fmax__clock__core_clock": 69489600.0, + "floorplan__timing__hold__tns": -24692.4, + "floorplan__timing__hold__ws": -2.26075, + "floorplan__timing__setup__tns": -145642, + "floorplan__timing__setup__ws": -12.6972, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 1146.09, + "globalplace__design__core__area": 1056660.0, + "globalplace__design__die__area": 1100000.0, + "globalplace__design__instance__area": 633936, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 471245, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 162691, + "globalplace__design__instance__count": 96288, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 28, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 96260, + "globalplace__design__instance__utilization": 0.599942, + "globalplace__design__instance__utilization__stdcell": 0.277906, + "globalplace__design__io": 1418, + "globalplace__design__nets": 104660, + "globalplace__design__rows": 2987, + "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "globalplace__design__sites": 2082359, + "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "globalplace__elapsed_seconds": 154.96, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 1447376.0, + "globalplace__power__internal__total": 0.168593, + "globalplace__power__leakage__total": 0.0239029, + "globalplace__power__switching__total": 0.0453206, + "globalplace__power__total": 0.237817, + "globalplace__runtime__total": "2:34.96", + "globalplace__timing__fmax": 390815000.0, + "globalplace__timing__fmax__clock__core_clock": 390815000.0, + "globalplace__timing__hold__tns": -1.21535, + "globalplace__timing__hold__ws": -0.0567172, + "globalplace__timing__setup__tns": -493.391, + "globalplace__timing__setup__ws": -0.558756, + "globalplace_io__cpu__total": 0.68, + "globalplace_io__elapsed_seconds": 0.72, + "globalplace_io__mem__peak": 278836.0, + "globalplace_io__runtime__total": "0:00.72", + "globalplace_skip_io__cpu__total": 153.46, + "globalplace_skip_io__elapsed_seconds": 8.74, + "globalplace_skip_io__mem__peak": 434012.0, + "globalplace_skip_io__runtime__total": "0:08.74", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.0835759, + "globalroute__clock__skew__setup": 0.0835759, + "globalroute__cpu__total": 1819.58, + "globalroute__design__core__area": 1056660.0, + "globalroute__design__die__area": 1100000.0, + "globalroute__design__instance__area": 638579, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 471245, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 167335, + "globalroute__design__instance__count": 99669, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 28, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 17, + "globalroute__design__instance__count__stdcell": 99641, + "globalroute__design__instance__displacement__max": 2.8, + "globalroute__design__instance__displacement__mean": 0.001, + "globalroute__design__instance__displacement__total": 131.19, + "globalroute__design__instance__utilization": 0.604336, + "globalroute__design__instance__utilization__stdcell": 0.285838, + "globalroute__design__io": 1418, + "globalroute__design__nets": 106694, + "globalroute__design__rows": 2987, + "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "globalroute__design__sites": 2082359, + "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 200185, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 247.58, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 10713, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0246": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 1001, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000844217, + "globalroute__global_route__fastroute__finalization_s": 0.053028, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000485669, + "globalroute__global_route__fastroute__monotonic_s": 0.0106842, + "globalroute__global_route__fastroute__new_route_l_s": 0.000240811, + "globalroute__global_route__fastroute__overflow_iterations_s": 5.51e-07, + "globalroute__global_route__fastroute__route_l_s": 0.000452469, + "globalroute__global_route__fastroute__route_z_s": 5.6124e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.000290947, + "globalroute__global_route__vias": 2167, + "globalroute__global_route__wirelength": 4472151, + "globalroute__mem__peak": 2638572.0, + "globalroute__power__internal__total": 0.181398, + "globalroute__power__leakage__total": 0.0240305, + "globalroute__power__switching__total": 0.0659422, + "globalroute__power__total": 0.27137, + "globalroute__route__net": 106655, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 3213800.0, + "globalroute__runtime__total": "4:07.58", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": -0.0214046, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.346245, + "globalroute__timing__drv__setup_violation_count": 1774, + "globalroute__timing__fmax": 443052000.0, + "globalroute__timing__fmax__clock__core_clock": 443052000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.0150607, + "globalroute__timing__setup__tns": -265.417, + "globalroute__timing__setup__ws": -0.25707, + "globalroute__utilizatin__before__dpl": 60.4336, + "macro_place__wirelength": 1857690.0, + "placeopt__cpu__total": 63.95, + "placeopt__design__core__area": 1056660.0, + "placeopt__design__die__area": 1100000.0, + "placeopt__design__instance__area": 634048, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 471245, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 162803, + "placeopt__design__instance__count": 96354, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 28, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 96326, + "placeopt__design__instance__count__swapped_arithmetic_operator": 0, + "placeopt__design__instance__utilization": 0.600048, + "placeopt__design__instance__utilization__stdcell": 0.278098, + "placeopt__design__io": 1418, + "placeopt__design__nets": 104726, + "placeopt__design__rows": 2987, + "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, + "placeopt__design__sites": 2082359, + "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, + "placeopt__elapsed_seconds": 43.95, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 3, + "placeopt__flow__warnings__count__ODB-0453": 2, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 638204.0, + "placeopt__power__internal__total": 0.168975, + "placeopt__power__leakage__total": 0.0239075, + "placeopt__power__switching__total": 0.0459351, + "placeopt__power__total": 0.238818, + "placeopt__runtime__total": "0:43.95", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 33, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0116782, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.339744, + "placeopt__timing__drv__setup_violation_count": 1669, + "placeopt__timing__fmax": 390815000.0, + "placeopt__timing__fmax__clock__core_clock": 390815000.0, + "placeopt__timing__hold__tns": -1.21535, + "placeopt__timing__hold__ws": -0.0567172, + "placeopt__timing__setup__tns": -493.027, + "placeopt__timing__setup__ws": -0.558756, + "run__flow__design": "swerv_wrapper", + "run__flow__generate_date": "2026-06-17 08:03", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "nangate45", + "run__flow__platform__capacitance_units": "1fF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "bbe107a4-ca7e-4743-b3af-16c08e28c67b", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "0d7fee749bac759eb10f6fde45e2dcfb0c8f5840", + "synth__cpu__total": 249.65, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 618863, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 471245, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 147618, + "synth__design__instance__count": 77032, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 28, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 77004, + "synth__design__io": 1416, + "synth__design__nets": 92865, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 214.0, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 1628512.0, + "synth__netlist__hash": "ddafe53bb7b23bf02ed07f5f4876904c136c982b", + "synth__runtime__total": "3:34.00", + "total_elapsed_seconds": 1140.35, + "total_time": "0:19:00.350000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/aes/metadata-base-ok.json b/flow/designs/sky130hd/aes/metadata-base-ok.json new file mode 100644 index 0000000000..ce4e5ecef7 --- /dev/null +++ b/flow/designs/sky130hd/aes/metadata-base-ok.json @@ -0,0 +1,541 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 3.6000", + "vclk_clk: 3.6000" + ], + "cts__clock__skew__hold": 0.0723845, + "cts__clock__skew__setup": 0.0723845, + "cts__cpu__total": 25.38, + "cts__design__core__area": 220156, + "cts__design__die__area": 225806, + "cts__design__instance__area": 120875, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 120875, + "cts__design__instance__count": 17922, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 27, + "cts__design__instance__count__stdcell": 17922, + "cts__design__instance__displacement__max": 19.54, + "cts__design__instance__displacement__mean": 0.077, + "cts__design__instance__displacement__total": 1390.58, + "cts__design__instance__utilization": 0.549041, + "cts__design__instance__utilization__stdcell": 0.549041, + "cts__design__io": 390, + "cts__design__nets": 15136, + "cts__design__rows": 172, + "cts__design__rows__unithd": 172, + "cts__design__sites": 175956, + "cts__design__sites__unithd": 175956, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 1186350.0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 16.09, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 239800.0, + "cts__power__internal__total": 0.216331, + "cts__power__leakage__total": 4.75592e-08, + "cts__power__switching__total": 0.286586, + "cts__power__total": 0.502917, + "cts__route__wirelength__estimated": 447417, + "cts__runtime__total": "0:16.09", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.602738, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.328175, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 278051000.0, + "cts__timing__fmax__clock__clk": 278051000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.498325, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.00353539, + "cts__utilizatin__before__dpl": 54.9041, + "design__io__hpwl": 73691349, + "design__violations": 0, + "detailedplace__cpu__total": 11.33, + "detailedplace__design__core__area": 220156, + "detailedplace__design__die__area": 225806, + "detailedplace__design__instance__area": 115902, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 115902, + "detailedplace__design__instance__count": 17698, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 17698, + "detailedplace__design__instance__displacement__max": 24.714, + "detailedplace__design__instance__displacement__mean": 1.761, + "detailedplace__design__instance__displacement__total": 31183.6, + "detailedplace__design__instance__utilization": 0.526455, + "detailedplace__design__instance__utilization__stdcell": 0.526455, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 15005, + "detailedplace__design__rows": 172, + "detailedplace__design__rows__unithd": 172, + "detailedplace__design__sites": 175956, + "detailedplace__design__sites__unithd": 175956, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 19179700.0, + "detailedplace__dpl__hpwl__delta__percent": 4, + "detailedplace__elapsed_seconds": 8.89, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 222288.0, + "detailedplace__power__internal__total": 0.207418, + "detailedplace__power__leakage__total": 4.53839e-08, + "detailedplace__power__switching__total": 0.276636, + "detailedplace__power__total": 0.484054, + "detailedplace__route__wirelength__estimated": 465693, + "detailedplace__runtime__total": "0:08.89", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.0661073, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.0757128, + "detailedplace__timing__drv__setup_violation_count": 102, + "detailedplace__timing__fmax": 218161000.0, + "detailedplace__timing__fmax__clock__clk": 218161000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.464896, + "detailedplace__timing__setup__tns": -27.8874, + "detailedplace__timing__setup__ws": -0.983775, + "detailedplace__utilizatin__before__dpl": 52.6455, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 23, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 13, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__GRT-0243": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00011831, + "detailedroute__global_route__fastroute__finalization_s": 0.00798785, + "detailedroute__global_route__fastroute__initial_rsmt_s": 9.293e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00199638, + "detailedroute__global_route__fastroute__new_route_l_s": 3.155e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 4.4e-07, + "detailedroute__global_route__fastroute__route_l_s": 0.00015698, + "detailedroute__global_route__fastroute__route_z_s": 2.831e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 3.438e-05, + "detailedroute__global_route__vias": 241, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 546, + "detailedroute__route__drc_errors__iter__1": 225, + "detailedroute__route__drc_errors__iter__10": 20, + "detailedroute__route__drc_errors__iter__11": 7, + "detailedroute__route__drc_errors__iter__12": 3, + "detailedroute__route__drc_errors__iter__13": 3, + "detailedroute__route__drc_errors__iter__14": 1, + "detailedroute__route__drc_errors__iter__15": 1, + "detailedroute__route__drc_errors__iter__16": 0, + "detailedroute__route__drc_errors__iter__2": 138, + "detailedroute__route__drc_errors__iter__3": 31, + "detailedroute__route__drc_errors__iter__4": 14, + "detailedroute__route__drc_errors__iter__5": 14, + "detailedroute__route__drc_errors__iter__6": 0, + "detailedroute__route__drc_errors__iter__7": 57, + "detailedroute__route__drc_errors__iter__8": 39, + "detailedroute__route__drc_errors__iter__9": 36, + "detailedroute__route__net": 15210, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 126847, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 126847, + "detailedroute__route__wirelength": 576574, + "detailedroute__route__wirelength__iter__0": 576795, + "detailedroute__route__wirelength__iter__1": 576656, + "detailedroute__route__wirelength__iter__10": 576783, + "detailedroute__route__wirelength__iter__11": 576788, + "detailedroute__route__wirelength__iter__12": 576788, + "detailedroute__route__wirelength__iter__13": 576788, + "detailedroute__route__wirelength__iter__14": 576792, + "detailedroute__route__wirelength__iter__15": 576792, + "detailedroute__route__wirelength__iter__16": 576793, + "detailedroute__route__wirelength__iter__2": 576583, + "detailedroute__route__wirelength__iter__3": 576560, + "detailedroute__route__wirelength__iter__4": 576567, + "detailedroute__route__wirelength__iter__5": 576567, + "detailedroute__route__wirelength__iter__6": 576574, + "detailedroute__route__wirelength__iter__7": 576741, + "detailedroute__route__wirelength__iter__8": 576765, + "detailedroute__route__wirelength__iter__9": 576760, + "detailedroute__utilizatin__before__dpl": 56.355, + "finish__clock__skew__hold": 0.0632108, + "finish__clock__skew__setup": 0.0632108, + "finish__cpu__total": 15.76, + "finish__design__core__area": 220156, + "finish__design__die__area": 225806, + "finish__design__instance__area": 124069, + "finish__design__instance__area__class__antenna_cell": 117.613, + "finish__design__instance__area__class__clock_buffer": 2598.74, + "finish__design__instance__area__class__clock_inverter": 1152.36, + "finish__design__instance__area__class__fill_cell": 96087.2, + "finish__design__instance__area__class__inverter": 147.642, + "finish__design__instance__area__class__multi_input_combinational_cell": 70595.2, + "finish__design__instance__area__class__sequential_cell": 12657.1, + "finish__design__instance__area__class__tap_cell": 3701.05, + "finish__design__instance__area__class__timing_repair_buffer": 33099.2, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 124069, + "finish__design__instance__count": 37936, + "finish__design__instance__count__class__antenna_cell": 47, + "finish__design__instance__count__class__clock_buffer": 106, + "finish__design__instance__count__class__clock_inverter": 90, + "finish__design__instance__count__class__fill_cell": 19891, + "finish__design__instance__count__class__inverter": 38, + "finish__design__instance__count__class__multi_input_combinational_cell": 10546, + "finish__design__instance__count__class__sequential_cell": 562, + "finish__design__instance__count__class__tap_cell": 2958, + "finish__design__instance__count__class__timing_repair_buffer": 3698, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 18045, + "finish__design__instance__utilization": 0.56355, + "finish__design__instance__utilization__stdcell": 0.56355, + "finish__design__io": 390, + "finish__design__nets": 15212, + "finish__design__rows": 172, + "finish__design__rows__unithd": 172, + "finish__design__sites": 175956, + "finish__design__sites__unithd": 175956, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79948, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000507746, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00248271, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00220804, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79752, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00220804, + "finish__elapsed_seconds": 12.04, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 469976.0, + "finish__power__internal__total": 0.224927, + "finish__power__leakage__total": 4.84984e-08, + "finish__power__switching__total": 0.323061, + "finish__power__total": 0.547988, + "finish__runtime__total": "0:12.04", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.533736, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.222577, + "finish__timing__drv__setup_violation_count": 26, + "finish__timing__fmax": 260065000.0, + "finish__timing__fmax__clock__clk": 260065000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.493251, + "finish__timing__setup__tns": -1.6558, + "finish__timing__setup__ws": -0.245197, + "finish__timing__wns_percent_delay": -5.430786, + "finish_merge__cpu__total": 2.21, + "finish_merge__elapsed_seconds": 2.52, + "finish_merge__mem__peak": 516860.0, + "finish_merge__runtime__total": "0:02.52", + "floorplan__cpu__total": 2.12, + "floorplan__design__core__area": 220156, + "floorplan__design__die__area": 225806, + "floorplan__design__instance__area": 77707, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 77707, + "floorplan__design__instance__count": 11141, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 11141, + "floorplan__design__instance__utilization": 0.352963, + "floorplan__design__instance__utilization__stdcell": 0.352963, + "floorplan__design__io": 388, + "floorplan__design__nets": 11404, + "floorplan__design__rows": 172, + "floorplan__design__rows__unithd": 172, + "floorplan__design__sites": 175956, + "floorplan__design__sites__unithd": 175956, + "floorplan__elapsed_seconds": 1.62, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 169920.0, + "floorplan__power__internal__total": 0.0947989, + "floorplan__power__leakage__total": 2.61921e-08, + "floorplan__power__switching__total": 0.104852, + "floorplan__power__total": 0.199651, + "floorplan__runtime__total": "0:01.62", + "floorplan__timing__fmax": 102519000.0, + "floorplan__timing__fmax__clock__clk": 102519000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.429646, + "floorplan__timing__setup__tns": -807.012, + "floorplan__timing__setup__ws": -6.15425, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 148.27, + "globalplace__design__core__area": 220156, + "globalplace__design__die__area": 225806, + "globalplace__design__instance__area": 115902, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 115902, + "globalplace__design__instance__count": 17698, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 17698, + "globalplace__design__instance__utilization": 0.526455, + "globalplace__design__instance__utilization__stdcell": 0.526455, + "globalplace__design__io": 390, + "globalplace__design__nets": 15005, + "globalplace__design__rows": 172, + "globalplace__design__rows__unithd": 172, + "globalplace__design__sites": 175956, + "globalplace__design__sites__unithd": 175956, + "globalplace__elapsed_seconds": 19.61, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 384776.0, + "globalplace__power__internal__total": 0.207499, + "globalplace__power__leakage__total": 4.53839e-08, + "globalplace__power__switching__total": 0.283817, + "globalplace__power__total": 0.491316, + "globalplace__runtime__total": "0:19.61", + "globalplace__timing__fmax": 215415000.0, + "globalplace__timing__fmax__clock__clk": 215415000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.443188, + "globalplace__timing__setup__tns": -31.4763, + "globalplace__timing__setup__ws": -1.0422, + "globalplace_io__cpu__total": 0.46, + "globalplace_io__elapsed_seconds": 0.52, + "globalplace_io__mem__peak": 148628.0, + "globalplace_io__runtime__total": "0:00.52", + "globalplace_skip_io__cpu__total": 51.11, + "globalplace_skip_io__elapsed_seconds": 2.23, + "globalplace_skip_io__mem__peak": 164072.0, + "globalplace_skip_io__runtime__total": "0:02.23", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 24, + "globalroute__clock__skew__hold": 0.0621087, + "globalroute__clock__skew__setup": 0.0621087, + "globalroute__cpu__total": 862.14, + "globalroute__design__core__area": 220156, + "globalroute__design__die__area": 225806, + "globalroute__design__instance__area": 124011, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 124011, + "globalroute__design__instance__count": 18022, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 59, + "globalroute__design__instance__count__stdcell": 18022, + "globalroute__design__instance__displacement__max": 22.38, + "globalroute__design__instance__displacement__mean": 0.166, + "globalroute__design__instance__displacement__total": 3003.32, + "globalroute__design__instance__utilization": 0.563289, + "globalroute__design__instance__utilization__stdcell": 0.563289, + "globalroute__design__io": 390, + "globalroute__design__nets": 15212, + "globalroute__design__rows": 172, + "globalroute__design__rows__unithd": 172, + "globalroute__design__sites": 175956, + "globalroute__design__sites__unithd": 175956, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 2315130.0, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 81.88, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 16, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0273": 1, + "globalroute__flow__warnings__count__GRT-0297": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 7, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00034772, + "globalroute__global_route__fastroute__finalization_s": 0.0165173, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00022135, + "globalroute__global_route__fastroute__monotonic_s": 0.00445581, + "globalroute__global_route__fastroute__new_route_l_s": 8.34e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00615967, + "globalroute__global_route__fastroute__route_l_s": 0.00018792, + "globalroute__global_route__fastroute__route_z_s": 3.846e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 9.404e-05, + "globalroute__global_route__vias": 741, + "globalroute__global_route__wirelength": 842545, + "globalroute__mem__peak": 650716.0, + "globalroute__power__internal__total": 0.225284, + "globalroute__power__leakage__total": 4.84982e-08, + "globalroute__power__switching__total": 0.343511, + "globalroute__power__total": 0.568794, + "globalroute__route__net": 15134, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 453663, + "globalroute__runtime__total": "1:21.88", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.505755, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.268943, + "globalroute__timing__drv__setup_violation_count": 55, + "globalroute__timing__fmax": 251631000.0, + "globalroute__timing__fmax__clock__clk": 251631000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.522873, + "globalroute__timing__setup__tns": -3.87659, + "globalroute__timing__setup__ws": -0.374071, + "globalroute__utilizatin__before__dpl": 56.3289, + "placeopt__cpu__total": 7.43, + "placeopt__design__core__area": 220156, + "placeopt__design__die__area": 225806, + "placeopt__design__instance__area": 115902, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 115902, + "placeopt__design__instance__count": 17698, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 17698, + "placeopt__design__instance__utilization": 0.526455, + "placeopt__design__instance__utilization__stdcell": 0.526455, + "placeopt__design__io": 390, + "placeopt__design__nets": 15005, + "placeopt__design__rows": 172, + "placeopt__design__rows__unithd": 172, + "placeopt__design__sites": 175956, + "placeopt__design__sites__unithd": 175956, + "placeopt__elapsed_seconds": 4.75, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 209844.0, + "placeopt__power__internal__total": 0.207499, + "placeopt__power__leakage__total": 4.53839e-08, + "placeopt__power__switching__total": 0.283817, + "placeopt__power__total": 0.491316, + "placeopt__runtime__total": "0:04.75", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0477427, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.0581885, + "placeopt__timing__drv__setup_violation_count": 114, + "placeopt__timing__fmax": 215415000.0, + "placeopt__timing__fmax__clock__clk": 215415000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.443188, + "placeopt__timing__setup__tns": -31.4763, + "placeopt__timing__setup__ws": -1.0422, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 08:06", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "1f632520-36ad-45a3-b37b-a0db6240c22c", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "a4718ac6d5363014bbfcd51131428f805a5e0da2", + "synth__cpu__total": 38.96, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 77707, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 77707, + "synth__design__instance__count": 11141, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 11141, + "synth__design__io": 388, + "synth__design__nets": 11404, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 39.33, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 82196.0, + "synth__netlist__hash": "601d0615a85a8ba0e970c03b26890ea73acc876d", + "synth__runtime__total": "0:39.33", + "total_elapsed_seconds": 189.48, + "total_time": "0:03:09.480000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/chameleon/metadata-base-ok.json b/flow/designs/sky130hd/chameleon/metadata-base-ok.json new file mode 100644 index 0000000000..19cb82377d --- /dev/null +++ b/flow/designs/sky130hd/chameleon/metadata-base-ok.json @@ -0,0 +1,523 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 3.0000", + "vclk_core_clock: 3.0000" + ], + "cts__clock__skew__hold": 0.185984, + "cts__clock__skew__setup": 0.185984, + "cts__cpu__total": 7.71, + "cts__design__core__area": 9325740.0, + "cts__design__die__area": 9356350.0, + "cts__design__instance__area": 5668800.0, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 5574790.0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 94006.4, + "cts__design__instance__count": 51835, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 6, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 2, + "cts__design__instance__count__stdcell": 51829, + "cts__design__instance__displacement__max": 5.44, + "cts__design__instance__displacement__mean": 0.001, + "cts__design__instance__displacement__total": 58.445, + "cts__design__instance__utilization": 0.607865, + "cts__design__instance__utilization__stdcell": 0.025062, + "cts__design__io": 147, + "cts__design__nets": 3233, + "cts__design__rows": 3601, + "cts__design__rows__unithd": 3601, + "cts__design__sites": 2945336, + "cts__design__sites__unithd": 2945336, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 40276, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 6.27, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 571496.0, + "cts__power__internal__total": 0.0126991, + "cts__power__leakage__total": 1.55688e-08, + "cts__power__switching__total": 0.00844496, + "cts__power__total": 0.0211441, + "cts__route__wirelength__estimated": 675231, + "cts__runtime__total": "0:06.27", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 2, + "cts__timing__drv__max_cap_limit": -0.110025, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 2, + "cts__timing__drv__max_slew_limit": -0.093436, + "cts__timing__drv__setup_violation_count": 56, + "cts__timing__fmax": 333831000.0, + "cts__timing__fmax__clock__core_clock": 333831000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.380637, + "cts__timing__setup__tns": -4.7974, + "cts__timing__setup__ws": -0.170537, + "cts__utilizatin__before__dpl": 60.7865, + "design__io__hpwl": 78588356, + "design__violations": 0, + "detailedplace__cpu__total": 2.18, + "detailedplace__design__core__area": 9325740.0, + "detailedplace__design__die__area": 9356350.0, + "detailedplace__design__instance__area": 5666540.0, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 5574790.0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 91746.7, + "detailedplace__design__instance__count": 51722, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 6, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 51716, + "detailedplace__design__instance__displacement__max": 267.368, + "detailedplace__design__instance__displacement__mean": 0.361, + "detailedplace__design__instance__displacement__total": 18714.6, + "detailedplace__design__instance__utilization": 0.607623, + "detailedplace__design__instance__utilization__stdcell": 0.0244596, + "detailedplace__design__io": 147, + "detailedplace__design__nets": 3171, + "detailedplace__design__rows": 3601, + "detailedplace__design__rows__unithd": 3601, + "detailedplace__design__sites": 2945336, + "detailedplace__design__sites__unithd": 2945336, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 9330520.0, + "detailedplace__dpl__hpwl__delta__percent": 1, + "detailedplace__elapsed_seconds": 2.09, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 592988.0, + "detailedplace__power__internal__total": 0.00845739, + "detailedplace__power__leakage__total": 1.45295e-08, + "detailedplace__power__switching__total": 0.00255933, + "detailedplace__power__total": 0.0110167, + "detailedplace__route__wirelength__estimated": 675920, + "detailedplace__runtime__total": "0:02.09", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 2, + "detailedplace__timing__drv__max_cap_limit": -0.109341, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 2, + "detailedplace__timing__drv__max_slew_limit": -0.0927753, + "detailedplace__timing__drv__setup_violation_count": 47, + "detailedplace__timing__fmax": 315601000.0, + "detailedplace__timing__fmax__clock__core_clock": 315601000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.357936, + "detailedplace__timing__setup__tns": -5.38282, + "detailedplace__timing__setup__ws": -0.649782, + "detailedplace__utilizatin__before__dpl": 60.7623, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 36, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__GRT-0243": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.4111e-05, + "detailedroute__global_route__fastroute__finalization_s": 8.1943e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 2.4136e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.000898751, + "detailedroute__global_route__fastroute__new_route_l_s": 2.774e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.61e-07, + "detailedroute__global_route__fastroute__route_l_s": 2.004e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.0646e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 5.288e-06, + "detailedroute__global_route__vias": 36, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 27, + "detailedroute__route__drc_errors__iter__1": 0, + "detailedroute__route__drc_errors__iter__2": 231, + "detailedroute__route__drc_errors__iter__3": 57, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__drc_errors__iter__5": 1, + "detailedroute__route__drc_errors__iter__6": 1, + "detailedroute__route__drc_errors__iter__7": 0, + "detailedroute__route__net": 3238, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 27054, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 27054, + "detailedroute__route__wirelength": 736170, + "detailedroute__route__wirelength__iter__0": 736194, + "detailedroute__route__wirelength__iter__1": 736170, + "detailedroute__route__wirelength__iter__2": 736100, + "detailedroute__route__wirelength__iter__3": 736179, + "detailedroute__route__wirelength__iter__4": 736142, + "detailedroute__route__wirelength__iter__5": 736367, + "detailedroute__route__wirelength__iter__6": 736367, + "detailedroute__route__wirelength__iter__7": 736369, + "detailedroute__utilizatin__before__dpl": 60.7939, + "finish__clock__skew__hold": 0.196191, + "finish__clock__skew__setup": 0.196191, + "finish__cpu__total": 27.62, + "finish__design__core__area": 9325740.0, + "finish__design__die__area": 9356350.0, + "finish__design__instance__area": 5669480.0, + "finish__design__instance__area__class__antenna_cell": 608.083, + "finish__design__instance__area__class__clock_buffer": 1706.64, + "finish__design__instance__area__class__clock_inverter": 381.616, + "finish__design__instance__area__class__fill_cell": 3590510.0, + "finish__design__instance__area__class__inverter": 1073.53, + "finish__design__instance__area__class__macro": 5574790.0, + "finish__design__instance__area__class__multi_input_combinational_cell": 9555.41, + "finish__design__instance__area__class__sequential_cell": 14096, + "finish__design__instance__area__class__tap_cell": 61205, + "finish__design__instance__area__class__timing_repair_buffer": 6067.07, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 5574790.0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 94693.3, + "finish__design__instance__count": 492742, + "finish__design__instance__count__class__antenna_cell": 243, + "finish__design__instance__count__class__clock_buffer": 78, + "finish__design__instance__count__class__clock_inverter": 35, + "finish__design__instance__count__class__fill_cell": 440657, + "finish__design__instance__count__class__inverter": 286, + "finish__design__instance__count__class__macro": 6, + "finish__design__instance__count__class__multi_input_combinational_cell": 1519, + "finish__design__instance__count__class__sequential_cell": 526, + "finish__design__instance__count__class__tap_cell": 48917, + "finish__design__instance__count__class__timing_repair_buffer": 475, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 6, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 52079, + "finish__design__instance__utilization": 0.607939, + "finish__design__instance__utilization__stdcell": 0.0252451, + "finish__design__io": 147, + "finish__design__nets": 3240, + "finish__design__rows": 3601, + "finish__design__rows__unithd": 3601, + "finish__design__sites": 2945336, + "finish__design__sites__unithd": 2945336, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.8, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 1.10546e-06, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00136359, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00106159, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79864, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00106159, + "finish__elapsed_seconds": 27.55, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 1676320.0, + "finish__power__internal__total": 0.0127022, + "finish__power__leakage__total": 1.56011e-08, + "finish__power__switching__total": 0.00749746, + "finish__power__total": 0.0201996, + "finish__runtime__total": "0:27.55", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 9, + "finish__timing__drv__max_cap_limit": -0.193167, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 12, + "finish__timing__drv__max_slew_limit": -0.1845, + "finish__timing__drv__setup_violation_count": 38, + "finish__timing__fmax": 333860000.0, + "finish__timing__fmax__clock__core_clock": 333860000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.378179, + "finish__timing__setup__tns": -1.99109, + "finish__timing__setup__ws": -0.131994, + "finish__timing__wns_percent_delay": -5.231659, + "finish_merge__cpu__total": 7.68, + "finish_merge__elapsed_seconds": 7.93, + "finish_merge__mem__peak": 1281536.0, + "finish_merge__runtime__total": "0:07.93", + "floorplan__cpu__total": 0.52, + "floorplan__design__core__area": 9325740.0, + "floorplan__design__die__area": 9356350.0, + "floorplan__design__instance__area": 5599150.0, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 5574790.0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 24357.1, + "floorplan__design__instance__count": 2465, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 6, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 2459, + "floorplan__design__instance__utilization": 0.600397, + "floorplan__design__instance__utilization__stdcell": 0.00649358, + "floorplan__design__io": 145, + "floorplan__design__nets": 2829, + "floorplan__design__rows": 1280, + "floorplan__design__rows__unithd": 1280, + "floorplan__design__sites": 7453440, + "floorplan__design__sites__unithd": 7453440, + "floorplan__elapsed_seconds": 0.56, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 153524.0, + "floorplan__power__internal__total": 0.0080133, + "floorplan__power__leakage__total": 1.17588e-08, + "floorplan__power__switching__total": 0.000225181, + "floorplan__power__total": 0.0082385, + "floorplan__runtime__total": "0:00.56", + "floorplan__timing__fmax": 421483000.0, + "floorplan__timing__fmax__clock__core_clock": 421483000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.00440903, + "floorplan__timing__setup__tns": 0, + "floorplan__timing__setup__ws": 0.0342852, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__PDN-0110": 44, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 382.09, + "globalplace__design__core__area": 9325740.0, + "globalplace__design__die__area": 9356350.0, + "globalplace__design__instance__area": 5664150.0, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 5574790.0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 89358.2, + "globalplace__design__instance__count": 51633, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 6, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 51627, + "globalplace__design__instance__utilization": 0.607367, + "globalplace__design__instance__utilization__stdcell": 0.0238228, + "globalplace__design__io": 147, + "globalplace__design__nets": 3082, + "globalplace__design__rows": 3601, + "globalplace__design__rows__unithd": 3601, + "globalplace__design__sites": 2945336, + "globalplace__design__sites__unithd": 2945336, + "globalplace__elapsed_seconds": 27.54, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 0, + "globalplace__flow__warnings__type_count": 0, + "globalplace__mem__peak": 651756.0, + "globalplace__power__internal__total": 0.00818774, + "globalplace__power__leakage__total": 1.34571e-08, + "globalplace__power__switching__total": 0.00254223, + "globalplace__power__total": 0.01073, + "globalplace__runtime__total": "0:27.54", + "globalplace__timing__fmax": 319692000.0, + "globalplace__timing__fmax__clock__core_clock": 319692000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.359079, + "globalplace__timing__setup__tns": -4.76481, + "globalplace__timing__setup__ws": -0.66709, + "globalplace_io__cpu__total": 0.39, + "globalplace_io__elapsed_seconds": 0.42, + "globalplace_io__mem__peak": 198688.0, + "globalplace_io__runtime__total": "0:00.42", + "globalplace_skip_io__cpu__total": 186.59, + "globalplace_skip_io__elapsed_seconds": 12.84, + "globalplace_skip_io__mem__peak": 244332.0, + "globalplace_skip_io__runtime__total": "0:12.84", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 207, + "globalroute__clock__skew__hold": 0.163292, + "globalroute__clock__skew__setup": 0.163292, + "globalroute__cpu__total": 298.68, + "globalroute__design__core__area": 9325740.0, + "globalroute__design__die__area": 9356350.0, + "globalroute__design__instance__area": 5669390.0, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 5574790.0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 94603.2, + "globalroute__design__instance__count": 52049, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 6, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 1, + "globalroute__design__instance__count__stdcell": 52043, + "globalroute__design__instance__displacement__max": 1.38, + "globalroute__design__instance__displacement__mean": 0, + "globalroute__design__instance__displacement__total": 1.38, + "globalroute__design__instance__utilization": 0.607929, + "globalroute__design__instance__utilization__stdcell": 0.0252211, + "globalroute__design__io": 147, + "globalroute__design__nets": 3240, + "globalroute__design__rows": 3601, + "globalroute__design__rows__unithd": 3601, + "globalroute__design__sites": 2945336, + "globalroute__design__sites__unithd": 2945336, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 91.25, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 33, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0243": 2, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 18, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 2.7481e-05, + "globalroute__global_route__fastroute__finalization_s": 0.00590448, + "globalroute__global_route__fastroute__initial_rsmt_s": 2.683e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00324589, + "globalroute__global_route__fastroute__new_route_l_s": 1.7516e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00189664, + "globalroute__global_route__fastroute__route_l_s": 8.2994e-05, + "globalroute__global_route__fastroute__route_z_s": 6.91e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 1.8678e-05, + "globalroute__global_route__vias": 36, + "globalroute__global_route__wirelength": 809977, + "globalroute__mem__peak": 1131020.0, + "globalroute__power__internal__total": 0.0127225, + "globalroute__power__leakage__total": 1.56009e-08, + "globalroute__power__switching__total": 0.00831598, + "globalroute__power__total": 0.0210385, + "globalroute__route__net": 3231, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 677200, + "globalroute__runtime__total": "1:31.25", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": -0.00286623, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.000424395, + "globalroute__timing__drv__setup_violation_count": 57, + "globalroute__timing__fmax": 334251000.0, + "globalroute__timing__fmax__clock__core_clock": 334251000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.382896, + "globalroute__timing__setup__tns": -5.99528, + "globalroute__timing__setup__ws": -0.206445, + "globalroute__utilizatin__before__dpl": 60.7929, + "macro_place__wirelength": 621476, + "placeopt__cpu__total": 1.53, + "placeopt__design__core__area": 9325740.0, + "placeopt__design__die__area": 9356350.0, + "placeopt__design__instance__area": 5666540.0, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 5574790.0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 91746.7, + "placeopt__design__instance__count": 51722, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 6, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 51716, + "placeopt__design__instance__utilization": 0.607623, + "placeopt__design__instance__utilization__stdcell": 0.0244596, + "placeopt__design__io": 147, + "placeopt__design__nets": 3171, + "placeopt__design__rows": 3601, + "placeopt__design__rows__unithd": 3601, + "placeopt__design__sites": 2945336, + "placeopt__design__sites__unithd": 2945336, + "placeopt__elapsed_seconds": 1.3, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 192044.0, + "placeopt__power__internal__total": 0.00846229, + "placeopt__power__leakage__total": 1.45295e-08, + "placeopt__power__switching__total": 0.00259681, + "placeopt__power__total": 0.0110591, + "placeopt__runtime__total": "0:01.30", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.109375, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.0649703, + "placeopt__timing__drv__setup_violation_count": 46, + "placeopt__timing__fmax": 319692000.0, + "placeopt__timing__fmax__clock__core_clock": 319692000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.359079, + "placeopt__timing__setup__tns": -4.76481, + "placeopt__timing__setup__ws": -0.66709, + "run__flow__design": "chameleon", + "run__flow__generate_date": "2026-06-17 07:56", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "3c508603-b1c7-4982-891f-b00454554faf", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "b6bf0909a62e102500620465b2a9efd9af557361", + "synth__cpu__total": 1.41, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 5599020.0, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 5574790.0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 24225.7, + "synth__design__instance__count": 2430, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 6, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 2424, + "synth__design__io": 145, + "synth__design__nets": 2794, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 1.57, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 8, + "synth__flow__warnings__count__ODB-0220": 4, + "synth__flow__warnings__count__ORD-2011": 4, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 64872.0, + "synth__netlist__hash": "a71dbebf64948174d0130be63caf9e9734dfd859", + "synth__runtime__total": "0:01.57", + "total_elapsed_seconds": 179.32, + "total_time": "0:02:59.320000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/gcd/metadata-base-ok.json b/flow/designs/sky130hd/gcd/metadata-base-ok.json new file mode 100644 index 0000000000..4119b12ee2 --- /dev/null +++ b/flow/designs/sky130hd/gcd/metadata-base-ok.json @@ -0,0 +1,499 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "core_clock: 1.1000", + "vclk_core_clock: 1.1000" + ], + "cts__clock__skew__hold": 0.00283307, + "cts__clock__skew__setup": 0.00283307, + "cts__cpu__total": 2.84, + "cts__design__core__area": 5885.64, + "cts__design__die__area": 6404, + "cts__design__instance__area": 4964.76, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 4964.76, + "cts__design__instance__count": 528, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 41, + "cts__design__instance__count__stdcell": 528, + "cts__design__instance__displacement__max": 14.56, + "cts__design__instance__displacement__mean": 1.921, + "cts__design__instance__displacement__total": 1014.44, + "cts__design__instance__utilization": 0.843537, + "cts__design__instance__utilization__stdcell": 0.843537, + "cts__design__io": 56, + "cts__design__nets": 488, + "cts__design__rows": 28, + "cts__design__rows__unithd": 28, + "cts__design__sites": 4704, + "cts__design__sites__unithd": 4704, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 1017250.0, + "cts__dpl__hpwl__delta__percent": 15, + "cts__elapsed_seconds": 2.77, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 171532.0, + "cts__power__internal__total": 0.00522733, + "cts__power__leakage__total": 2.18638e-09, + "cts__power__switching__total": 0.00280535, + "cts__power__total": 0.00803268, + "cts__route__wirelength__estimated": 7581.19, + "cts__runtime__total": "0:02.77", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.80382, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 1, + "cts__timing__drv__setup_violation_count": 64, + "cts__timing__fmax": 415771000.0, + "cts__timing__fmax__clock__core_clock": 415771000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.600084, + "cts__timing__setup__tns": -60.1149, + "cts__timing__setup__ws": -1.30517, + "cts__utilizatin__before__dpl": 84.3537, + "design__io__hpwl": 1042796, + "design__violations": 0, + "detailedplace__cpu__total": 0.39, + "detailedplace__design__core__area": 5885.64, + "detailedplace__design__die__area": 6404, + "detailedplace__design__instance__area": 4082.67, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 4082.67, + "detailedplace__design__instance__count": 480, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 480, + "detailedplace__design__instance__displacement__max": 11.518, + "detailedplace__design__instance__displacement__mean": 1.912, + "detailedplace__design__instance__displacement__total": 918.036, + "detailedplace__design__instance__utilization": 0.693665, + "detailedplace__design__instance__utilization__stdcell": 0.693665, + "detailedplace__design__io": 56, + "detailedplace__design__nets": 443, + "detailedplace__design__rows": 28, + "detailedplace__design__rows__unithd": 28, + "detailedplace__design__sites": 4704, + "detailedplace__design__sites__unithd": 4704, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 758002, + "detailedplace__dpl__hpwl__delta__percent": 14, + "detailedplace__elapsed_seconds": 0.39, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 132676.0, + "detailedplace__power__internal__total": 0.00419542, + "detailedplace__power__leakage__total": 1.68142e-09, + "detailedplace__power__switching__total": 0.00181068, + "detailedplace__power__total": 0.0060061, + "detailedplace__route__wirelength__estimated": 5985.87, + "detailedplace__runtime__total": "0:00.39", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.800635, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 1, + "detailedplace__timing__drv__setup_violation_count": 69, + "detailedplace__timing__fmax": 402040000.0, + "detailedplace__timing__fmax__clock__core_clock": 402040000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.562862, + "detailedplace__timing__setup__tns": -68.1351, + "detailedplace__timing__setup__ws": -1.50904, + "detailedplace__utilizatin__before__dpl": 69.3665, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 0, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 113, + "detailedroute__route__drc_errors__iter__1": 85, + "detailedroute__route__drc_errors__iter__2": 59, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__net": 496, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 2905, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 2905, + "detailedroute__route__wirelength": 9610, + "detailedroute__route__wirelength__iter__0": 9674, + "detailedroute__route__wirelength__iter__1": 9617, + "detailedroute__route__wirelength__iter__2": 9611, + "detailedroute__route__wirelength__iter__3": 9610, + "finish__clock__skew__hold": 0.00447206, + "finish__clock__skew__setup": 0.00447206, + "finish__cpu__total": 1.32, + "finish__design__core__area": 5885.64, + "finish__design__die__area": 6404, + "finish__design__instance__area": 5213.75, + "finish__design__instance__area__class__clock_buffer": 76.3232, + "finish__design__instance__area__class__clock_inverter": 5.0048, + "finish__design__instance__area__class__fill_cell": 671.894, + "finish__design__instance__area__class__inverter": 18.768, + "finish__design__instance__area__class__multi_input_combinational_cell": 2299.71, + "finish__design__instance__area__class__sequential_cell": 1024.73, + "finish__design__instance__area__class__tap_cell": 93.84, + "finish__design__instance__area__class__timing_repair_buffer": 1695.38, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 5213.75, + "finish__design__instance__count": 788, + "finish__design__instance__count__class__clock_buffer": 7, + "finish__design__instance__count__class__clock_inverter": 1, + "finish__design__instance__count__class__fill_cell": 250, + "finish__design__instance__count__class__inverter": 5, + "finish__design__instance__count__class__multi_input_combinational_cell": 226, + "finish__design__instance__count__class__sequential_cell": 35, + "finish__design__instance__count__class__tap_cell": 75, + "finish__design__instance__count__class__timing_repair_buffer": 189, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 538, + "finish__design__instance__utilization": 0.885842, + "finish__design__instance__utilization__stdcell": 0.885842, + "finish__design__io": 56, + "finish__design__nets": 498, + "finish__design__rows": 28, + "finish__design__rows__unithd": 28, + "finish__design__sites": 4704, + "finish__design__sites__unithd": 4704, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79942, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000254795, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00122774, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000812001, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79877, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000812001, + "finish__elapsed_seconds": 1.28, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 191964.0, + "finish__power__internal__total": 0.0055798, + "finish__power__leakage__total": 2.2763e-09, + "finish__power__switching__total": 0.0032295, + "finish__power__total": 0.0088093, + "finish__runtime__total": "0:01.28", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.751655, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 1, + "finish__timing__drv__setup_violation_count": 64, + "finish__timing__fmax": 397754000.0, + "finish__timing__fmax__clock__core_clock": 397754000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.508807, + "finish__timing__setup__tns": -61.0077, + "finish__timing__setup__ws": -1.41412, + "finish__timing__wns_percent_delay": -55.285792, + "finish_merge__cpu__total": 1.09, + "finish_merge__elapsed_seconds": 1.15, + "finish_merge__mem__peak": 443488.0, + "finish_merge__runtime__total": "0:01.15", + "floorplan__cpu__total": 0.86, + "floorplan__design__core__area": 5885.64, + "floorplan__design__die__area": 6404, + "floorplan__design__instance__area": 2750.14, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 2750.14, + "floorplan__design__instance__count": 266, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 266, + "floorplan__design__instance__count__swapped_arithmetic_operator": 1, + "floorplan__design__instance__utilization": 0.467262, + "floorplan__design__instance__utilization__stdcell": 0.467262, + "floorplan__design__io": 54, + "floorplan__design__nets": 302, + "floorplan__design__rows": 28, + "floorplan__design__rows__unithd": 28, + "floorplan__design__sites": 4704, + "floorplan__design__sites__unithd": 4704, + "floorplan__elapsed_seconds": 0.79, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 147604.0, + "floorplan__power__internal__total": 0.00266631, + "floorplan__power__leakage__total": 1.03792e-09, + "floorplan__power__switching__total": 0.00103075, + "floorplan__power__total": 0.00369707, + "floorplan__runtime__total": "0:00.79", + "floorplan__timing__fmax": 443642000.0, + "floorplan__timing__fmax__clock__core_clock": 443642000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.291611, + "floorplan__timing__setup__tns": -48.2379, + "floorplan__timing__setup__ws": -1.15407, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 6.6, + "globalplace__design__core__area": 5885.64, + "globalplace__design__die__area": 6404, + "globalplace__design__instance__area": 4082.67, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 4082.67, + "globalplace__design__instance__count": 480, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 480, + "globalplace__design__instance__utilization": 0.693665, + "globalplace__design__instance__utilization__stdcell": 0.693665, + "globalplace__design__io": 56, + "globalplace__design__nets": 443, + "globalplace__design__rows": 28, + "globalplace__design__rows__unithd": 28, + "globalplace__design__sites": 4704, + "globalplace__design__sites__unithd": 4704, + "globalplace__elapsed_seconds": 0.68, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GPL-0302": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 248644.0, + "globalplace__power__internal__total": 0.00419307, + "globalplace__power__leakage__total": 1.68142e-09, + "globalplace__power__switching__total": 0.00180405, + "globalplace__power__total": 0.00599712, + "globalplace__runtime__total": "0:00.68", + "globalplace__timing__fmax": 401756000.0, + "globalplace__timing__fmax__clock__core_clock": 401756000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.547708, + "globalplace__timing__setup__tns": -67.7532, + "globalplace__timing__setup__ws": -1.48938, + "globalplace_io__cpu__total": 0.23, + "globalplace_io__elapsed_seconds": 0.27, + "globalplace_io__mem__peak": 126948.0, + "globalplace_io__runtime__total": "0:00.27", + "globalplace_skip_io__cpu__total": 1.86, + "globalplace_skip_io__elapsed_seconds": 0.31, + "globalplace_skip_io__mem__peak": 126800.0, + "globalplace_skip_io__runtime__total": "0:00.31", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 0, + "globalroute__clock__skew__hold": 0.00618189, + "globalroute__clock__skew__setup": 0.00618189, + "globalroute__cpu__total": 107.57, + "globalroute__design__core__area": 5885.64, + "globalroute__design__die__area": 6404, + "globalroute__design__instance__area": 5213.75, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 5213.75, + "globalroute__design__instance__count": 538, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 22, + "globalroute__design__instance__count__stdcell": 538, + "globalroute__design__instance__displacement__max": 19.7, + "globalroute__design__instance__displacement__mean": 1.949, + "globalroute__design__instance__displacement__total": 1049.04, + "globalroute__design__instance__utilization": 0.885842, + "globalroute__design__instance__utilization__stdcell": 0.885842, + "globalroute__design__io": 56, + "globalroute__design__nets": 498, + "globalroute__design__rows": 28, + "globalroute__design__rows__unithd": 28, + "globalroute__design__sites": 4704, + "globalroute__design__sites__unithd": 4704, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 1129320.0, + "globalroute__dpl__hpwl__delta__percent": 15, + "globalroute__elapsed_seconds": 13.99, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 14, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000531788, + "globalroute__global_route__fastroute__finalization_s": 0.00292494, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.000378137, + "globalroute__global_route__fastroute__monotonic_s": 0.000854792, + "globalroute__global_route__fastroute__new_route_l_s": 4.5528e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.61e-07, + "globalroute__global_route__fastroute__route_l_s": 7.6976e-05, + "globalroute__global_route__fastroute__route_z_s": 3.254e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 7.5413e-05, + "globalroute__global_route__vias": 1525, + "globalroute__global_route__wirelength": 15573, + "globalroute__mem__peak": 270452.0, + "globalroute__power__internal__total": 0.00559044, + "globalroute__power__leakage__total": 2.2763e-09, + "globalroute__power__switching__total": 0.00368633, + "globalroute__power__total": 0.00927678, + "globalroute__route__net": 486, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 8660.02, + "globalroute__runtime__total": "0:13.99", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.750569, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 1, + "globalroute__timing__drv__setup_violation_count": 64, + "globalroute__timing__fmax": 380513000.0, + "globalroute__timing__fmax__clock__core_clock": 380513000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.554151, + "globalroute__timing__setup__tns": -66.9977, + "globalroute__timing__setup__ws": -1.52803, + "globalroute__utilizatin__before__dpl": 88.5842, + "placeopt__cpu__total": 0.37, + "placeopt__design__core__area": 5885.64, + "placeopt__design__die__area": 6404, + "placeopt__design__instance__area": 4082.67, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 4082.67, + "placeopt__design__instance__count": 480, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 480, + "placeopt__design__instance__count__swapped_arithmetic_operator": 0, + "placeopt__design__instance__utilization": 0.693665, + "placeopt__design__instance__utilization__stdcell": 0.693665, + "placeopt__design__io": 56, + "placeopt__design__nets": 443, + "placeopt__design__rows": 28, + "placeopt__design__rows__unithd": 28, + "placeopt__design__sites": 4704, + "placeopt__design__sites__unithd": 4704, + "placeopt__elapsed_seconds": 0.37, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 147284.0, + "placeopt__power__internal__total": 0.00419307, + "placeopt__power__leakage__total": 1.68142e-09, + "placeopt__power__switching__total": 0.00180405, + "placeopt__power__total": 0.00599712, + "placeopt__runtime__total": "0:00.37", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.814606, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 1, + "placeopt__timing__drv__setup_violation_count": 69, + "placeopt__timing__fmax": 401756000.0, + "placeopt__timing__fmax__clock__core_clock": 401756000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.547708, + "placeopt__timing__setup__tns": -67.7532, + "placeopt__timing__setup__ws": -1.48938, + "run__flow__design": "gcd", + "run__flow__generate_date": "2026-06-17 07:50", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "08b0385e-7547-440e-83d4-6219c5af78cf", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "e4439fe92250c7b2f47d6b47f39f13bd8a49c6ed", + "synth__cpu__total": 1.04, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 2313.47, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 2313.47, + "synth__design__instance__count": 222, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 222, + "synth__design__io": 54, + "synth__design__nets": 258, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 1.24, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 1, + "synth__mem__peak": 71432.0, + "synth__netlist__hash": "9fd6f5fdae5caa9e95f041ea3fd28a43beea3058", + "synth__runtime__total": "0:01.24", + "total_elapsed_seconds": 23.24, + "total_time": "0:00:23.240000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/jpeg/metadata-base-ok.json b/flow/designs/sky130hd/jpeg/metadata-base-ok.json new file mode 100644 index 0000000000..144cbf94be --- /dev/null +++ b/flow/designs/sky130hd/jpeg/metadata-base-ok.json @@ -0,0 +1,517 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 5.0000", + "vclk_clk: 5.0000" + ], + "cts__clock__skew__hold": 0.0931347, + "cts__clock__skew__setup": 0.0931347, + "cts__cpu__total": 154.18, + "cts__design__core__area": 773924, + "cts__design__die__area": 780343, + "cts__design__instance__area": 448886, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 448886, + "cts__design__instance__count": 46643, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 53, + "cts__design__instance__count__stdcell": 46643, + "cts__design__instance__displacement__max": 11.117, + "cts__design__instance__displacement__mean": 0.032, + "cts__design__instance__displacement__total": 1535.94, + "cts__design__instance__utilization": 0.580013, + "cts__design__instance__utilization__stdcell": 0.580013, + "cts__design__io": 49, + "cts__design__nets": 43875, + "cts__design__rows": 323, + "cts__design__rows__unithd": 323, + "cts__design__sites": 618545, + "cts__design__sites__unithd": 618545, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 1392140.0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 60.14, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 505676.0, + "cts__power__internal__total": 0.29331, + "cts__power__leakage__total": 1.91927e-07, + "cts__power__switching__total": 0.230777, + "cts__power__total": 0.524087, + "cts__route__wirelength__estimated": 988766, + "cts__runtime__total": "1:00.14", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.573533, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.2909, + "cts__timing__drv__setup_violation_count": 381, + "cts__timing__fmax": 182963000.0, + "cts__timing__fmax__clock__clk": 182963000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.375331, + "cts__timing__setup__tns": -77.5514, + "cts__timing__setup__ws": -0.465601, + "cts__utilizatin__before__dpl": 58.0013, + "design__io__hpwl": 8055217, + "design__violations": 0, + "detailedplace__cpu__total": 27.47, + "detailedplace__design__core__area": 773924, + "detailedplace__design__die__area": 780343, + "detailedplace__design__instance__area": 428779, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 428779, + "detailedplace__design__instance__count": 45611, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 45611, + "detailedplace__design__instance__displacement__max": 12.398, + "detailedplace__design__instance__displacement__mean": 1.791, + "detailedplace__design__instance__displacement__total": 81731.4, + "detailedplace__design__instance__utilization": 0.554032, + "detailedplace__design__instance__utilization__stdcell": 0.554032, + "detailedplace__design__io": 49, + "detailedplace__design__nets": 43275, + "detailedplace__design__rows": 323, + "detailedplace__design__rows__unithd": 323, + "detailedplace__design__sites": 618545, + "detailedplace__design__sites__unithd": 618545, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 71997900.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 20.87, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 469812.0, + "detailedplace__power__internal__total": 0.267332, + "detailedplace__power__leakage__total": 1.82691e-07, + "detailedplace__power__switching__total": 0.206454, + "detailedplace__power__total": 0.473786, + "detailedplace__route__wirelength__estimated": 961482, + "detailedplace__runtime__total": "0:20.87", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.553495, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.296247, + "detailedplace__timing__drv__setup_violation_count": 449, + "detailedplace__timing__fmax": 177201000.0, + "detailedplace__timing__fmax__clock__clk": 177201000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.358553, + "detailedplace__timing__setup__tns": -130.436, + "detailedplace__timing__setup__ws": -0.6433, + "detailedplace__utilizatin__before__dpl": 55.4032, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 73, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 101, + "detailedroute__flow__warnings__count__DRT-0120": 90, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.151e-05, + "detailedroute__global_route__fastroute__finalization_s": 7.308e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 1.919e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00156345, + "detailedroute__global_route__fastroute__new_route_l_s": 3.11e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, + "detailedroute__global_route__fastroute__route_l_s": 1.587e-05, + "detailedroute__global_route__fastroute__route_z_s": 2.98e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 4.77e-06, + "detailedroute__global_route__vias": 12, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 71, + "detailedroute__route__drc_errors__iter__1": 13, + "detailedroute__route__drc_errors__iter__2": 14, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 101, + "detailedroute__route__drc_errors__iter__5": 3, + "detailedroute__route__drc_errors__iter__6": 2, + "detailedroute__route__drc_errors__iter__7": 2, + "detailedroute__route__drc_errors__iter__8": 0, + "detailedroute__route__net": 43918, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 263726, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 263726, + "detailedroute__route__wirelength": 1145373, + "detailedroute__route__wirelength__iter__0": 1145415, + "detailedroute__route__wirelength__iter__1": 1145376, + "detailedroute__route__wirelength__iter__2": 1145382, + "detailedroute__route__wirelength__iter__3": 1145373, + "detailedroute__route__wirelength__iter__4": 1145220, + "detailedroute__route__wirelength__iter__5": 1145178, + "detailedroute__route__wirelength__iter__6": 1145178, + "detailedroute__route__wirelength__iter__7": 1145178, + "detailedroute__route__wirelength__iter__8": 1145175, + "detailedroute__utilizatin__before__dpl": 58.2819, + "finish__clock__skew__hold": 0.0727208, + "finish__clock__skew__setup": 0.0727208, + "finish__cpu__total": 37.48, + "finish__design__core__area": 773924, + "finish__design__die__area": 780343, + "finish__design__instance__area": 451058, + "finish__design__instance__area__class__antenna_cell": 312.8, + "finish__design__instance__area__class__clock_buffer": 14106, + "finish__design__instance__area__class__clock_inverter": 3674.77, + "finish__design__instance__area__class__fill_cell": 322866, + "finish__design__instance__area__class__inverter": 3273.14, + "finish__design__instance__area__class__multi_input_combinational_cell": 252834, + "finish__design__instance__area__class__sequential_cell": 131372, + "finish__design__instance__area__class__tap_cell": 12808.5, + "finish__design__instance__area__class__timing_repair_buffer": 32676.3, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 451058, + "finish__design__instance__count": 107844, + "finish__design__instance__count__class__antenna_cell": 125, + "finish__design__instance__count__class__clock_buffer": 637, + "finish__design__instance__count__class__clock_inverter": 333, + "finish__design__instance__count__class__fill_cell": 61031, + "finish__design__instance__count__class__inverter": 869, + "finish__design__instance__count__class__multi_input_combinational_cell": 26323, + "finish__design__instance__count__class__sequential_cell": 4384, + "finish__design__instance__count__class__tap_cell": 10237, + "finish__design__instance__count__class__timing_repair_buffer": 3905, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 46813, + "finish__design__instance__utilization": 0.582819, + "finish__design__instance__utilization__stdcell": 0.582819, + "finish__design__io": 49, + "finish__design__nets": 43920, + "finish__design__rows": 323, + "finish__design__rows__unithd": 323, + "finish__design__sites": 618545, + "finish__design__sites__unithd": 618545, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79986, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000137386, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0027991, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00184527, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.7972, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00184527, + "finish__elapsed_seconds": 27.24, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 876072.0, + "finish__power__internal__total": 0.294896, + "finish__power__leakage__total": 1.92388e-07, + "finish__power__switching__total": 0.230754, + "finish__power__total": 0.52565, + "finish__runtime__total": "0:27.24", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.307439, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.24601, + "finish__timing__drv__setup_violation_count": 314, + "finish__timing__fmax": 185031000.0, + "finish__timing__fmax__clock__clk": 185031000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.37271, + "finish__timing__setup__tns": -52.5237, + "finish__timing__setup__ws": -0.404493, + "finish__timing__wns_percent_delay": -6.489548, + "finish_merge__cpu__total": 3.29, + "finish_merge__elapsed_seconds": 3.67, + "finish_merge__mem__peak": 623836.0, + "finish_merge__runtime__total": "0:03.67", + "floorplan__cpu__total": 7.73, + "floorplan__design__core__area": 773924, + "floorplan__design__die__area": 780343, + "floorplan__design__instance__area": 384890, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 384890, + "floorplan__design__instance__count": 31576, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 31576, + "floorplan__design__instance__utilization": 0.497324, + "floorplan__design__instance__utilization__stdcell": 0.497324, + "floorplan__design__io": 47, + "floorplan__design__nets": 39475, + "floorplan__design__rows": 323, + "floorplan__design__rows__unithd": 323, + "floorplan__design__sites": 618545, + "floorplan__design__sites__unithd": 618545, + "floorplan__elapsed_seconds": 5.02, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 1, + "floorplan__mem__peak": 266280.0, + "floorplan__power__internal__total": 0.212717, + "floorplan__power__leakage__total": 1.6311e-07, + "floorplan__power__switching__total": 0.121592, + "floorplan__power__total": 0.334309, + "floorplan__runtime__total": "0:05.02", + "floorplan__timing__fmax": 16519200.0, + "floorplan__timing__fmax__clock__clk": 16519200.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.33057, + "floorplan__timing__setup__tns": -61556.4, + "floorplan__timing__setup__ws": -55.5358, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 818.16, + "globalplace__design__core__area": 773924, + "globalplace__design__die__area": 780343, + "globalplace__design__instance__area": 428779, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 428779, + "globalplace__design__instance__count": 45611, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 45611, + "globalplace__design__instance__utilization": 0.554032, + "globalplace__design__instance__utilization__stdcell": 0.554032, + "globalplace__design__io": 49, + "globalplace__design__nets": 43275, + "globalplace__design__rows": 323, + "globalplace__design__rows__unithd": 323, + "globalplace__design__sites": 618545, + "globalplace__design__sites__unithd": 618545, + "globalplace__elapsed_seconds": 64.74, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 612104.0, + "globalplace__power__internal__total": 0.267202, + "globalplace__power__leakage__total": 1.82691e-07, + "globalplace__power__switching__total": 0.205159, + "globalplace__power__total": 0.472361, + "globalplace__runtime__total": "1:04.74", + "globalplace__timing__fmax": 178167000.0, + "globalplace__timing__fmax__clock__clk": 178167000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.346118, + "globalplace__timing__setup__tns": -124.069, + "globalplace__timing__setup__ws": -0.612717, + "globalplace_io__cpu__total": 0.53, + "globalplace_io__elapsed_seconds": 0.66, + "globalplace_io__mem__peak": 196616.0, + "globalplace_io__runtime__total": "0:00.66", + "globalplace_skip_io__cpu__total": 129.13, + "globalplace_skip_io__elapsed_seconds": 5.94, + "globalplace_skip_io__mem__peak": 242228.0, + "globalplace_skip_io__runtime__total": "0:05.94", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 52, + "globalroute__clock__skew__hold": 0.102381, + "globalroute__clock__skew__setup": 0.102381, + "globalroute__cpu__total": 1657.36, + "globalroute__design__core__area": 773924, + "globalroute__design__die__area": 780343, + "globalroute__design__instance__area": 450875, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 450875, + "globalroute__design__instance__count": 46740, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 35, + "globalroute__design__instance__count__stdcell": 46740, + "globalroute__design__instance__displacement__max": 8.16, + "globalroute__design__instance__displacement__mean": 0.026, + "globalroute__design__instance__displacement__total": 1221.38, + "globalroute__design__instance__utilization": 0.582583, + "globalroute__design__instance__utilization__stdcell": 0.582583, + "globalroute__design__io": 49, + "globalroute__design__nets": 43920, + "globalroute__design__rows": 323, + "globalroute__design__rows__unithd": 323, + "globalroute__design__sites": 618545, + "globalroute__design__sites__unithd": 618545, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 1183250.0, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 141.39, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 43, + "globalroute__flow__warnings__count__DRT-0120": 18, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 12, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 2.117e-05, + "globalroute__global_route__fastroute__finalization_s": 0.00631598, + "globalroute__global_route__fastroute__initial_rsmt_s": 2.523e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00432409, + "globalroute__global_route__fastroute__new_route_l_s": 7.57e-06, + "globalroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, + "globalroute__global_route__fastroute__route_l_s": 2.983e-05, + "globalroute__global_route__fastroute__route_z_s": 9.02e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 9.83e-06, + "globalroute__global_route__vias": 46, + "globalroute__global_route__wirelength": 1742581, + "globalroute__mem__peak": 1162960.0, + "globalroute__power__internal__total": 0.302064, + "globalroute__power__leakage__total": 1.92388e-07, + "globalroute__power__switching__total": 0.275132, + "globalroute__power__total": 0.577196, + "globalroute__route__net": 43873, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 995140, + "globalroute__runtime__total": "2:21.39", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.46791, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.295134, + "globalroute__timing__drv__setup_violation_count": 456, + "globalroute__timing__fmax": 177717000.0, + "globalroute__timing__fmax__clock__clk": 177717000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.380909, + "globalroute__timing__setup__tns": -138.489, + "globalroute__timing__setup__ws": -0.62693, + "globalroute__utilizatin__before__dpl": 58.2583, + "placeopt__cpu__total": 19.3, + "placeopt__design__core__area": 773924, + "placeopt__design__die__area": 780343, + "placeopt__design__instance__area": 428779, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 428779, + "placeopt__design__instance__count": 45611, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 45611, + "placeopt__design__instance__utilization": 0.554032, + "placeopt__design__instance__utilization__stdcell": 0.554032, + "placeopt__design__io": 49, + "placeopt__design__nets": 43275, + "placeopt__design__rows": 323, + "placeopt__design__rows__unithd": 323, + "placeopt__design__sites": 618545, + "placeopt__design__sites__unithd": 618545, + "placeopt__elapsed_seconds": 12.71, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 319588.0, + "placeopt__power__internal__total": 0.267202, + "placeopt__power__leakage__total": 1.82691e-07, + "placeopt__power__switching__total": 0.205159, + "placeopt__power__total": 0.472361, + "placeopt__runtime__total": "0:12.71", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.522893, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.28157, + "placeopt__timing__drv__setup_violation_count": 447, + "placeopt__timing__fmax": 178167000.0, + "placeopt__timing__fmax__clock__clk": 178167000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.346118, + "placeopt__timing__setup__tns": -124.069, + "placeopt__timing__setup__ws": -0.612717, + "run__flow__design": "jpeg", + "run__flow__generate_date": "2026-06-17 08:06", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "75f35c2f-9b05-40f5-978f-6616d6e07a13", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "f9c074c591d9381659586e4ea3eb3bd9fbdd8258", + "synth__cpu__total": 43.1, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 388405, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 388405, + "synth__design__instance__count": 32504, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 32504, + "synth__design__io": 47, + "synth__design__nets": 40403, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 39.43, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 452072.0, + "synth__netlist__hash": "fe12e2c05d7f193743ce302f8d8454782d39bb3a", + "synth__runtime__total": "0:39.43", + "total_elapsed_seconds": 381.81, + "total_time": "0:06:21.810000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/microwatt/metadata-base-ok.json b/flow/designs/sky130hd/microwatt/metadata-base-ok.json new file mode 100644 index 0000000000..d431907099 --- /dev/null +++ b/flow/designs/sky130hd/microwatt/metadata-base-ok.json @@ -0,0 +1,557 @@ +{ + "constraints__clocks__count": 4, + "constraints__clocks__details": [ + "ext_clk: 15.0000", + "jtag_tck: 100.0000", + "vclk_ext_clk: 15.0000", + "vclk_jtag_tck: 100.0000" + ], + "cts__clock__skew__hold": 1.41434, + "cts__clock__skew__setup": 0.929577, + "cts__cpu__total": 187.7, + "cts__design__core__area": 10761800.0, + "cts__design__die__area": 10902200.0, + "cts__design__instance__area": 4836530.0, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 3926470.0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 910059, + "cts__design__instance__count": 167669, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 3854, + "cts__design__instance__count__macros": 6, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 133, + "cts__design__instance__count__stdcell": 167663, + "cts__design__instance__displacement__max": 466.553, + "cts__design__instance__displacement__mean": 0.146, + "cts__design__instance__displacement__total": 24510, + "cts__design__instance__utilization": 0.449416, + "cts__design__instance__utilization__stdcell": 0.13314, + "cts__design__io": 143, + "cts__design__nets": 78543, + "cts__design__rows": 2658, + "cts__design__rows__unithd": 2658, + "cts__design__sites": 5421363, + "cts__design__sites__unithd": 5421363, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 4542450.0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 126.75, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 12, + "cts__flow__warnings__count__CTS-0041": 10, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 3, + "cts__mem__peak": 1213124.0, + "cts__power__internal__total": 0.0641977, + "cts__power__leakage__total": 3.35211e-07, + "cts__power__switching__total": 0.0318281, + "cts__power__total": 0.0960261, + "cts__route__wirelength__estimated": 6322880.0, + "cts__runtime__total": "2:06.75", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 22, + "cts__timing__drv__max_cap_limit": -0.352502, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 10, + "cts__timing__drv__max_slew": 12, + "cts__timing__drv__max_slew_limit": -0.0374125, + "cts__timing__drv__setup_violation_count": 285, + "cts__timing__fmax": 246485000.0, + "cts__timing__fmax__clock__ext_clk": 58968000.0, + "cts__timing__fmax__clock__jtag_tck": 246485000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 5.63993e-05, + "cts__timing__setup__tns": -351.62, + "cts__timing__setup__ws": -1.95834, + "cts__utilizatin__before__dpl": 44.9416, + "design__io__hpwl": 142022616, + "design__violations": 0, + "detailedplace__cpu__total": 63.46, + "detailedplace__design__core__area": 10761800.0, + "detailedplace__design__die__area": 10902200.0, + "detailedplace__design__instance__area": 4724050.0, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 3926470.0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 797577, + "detailedplace__design__instance__count": 160122, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 6, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 160116, + "detailedplace__design__instance__displacement__max": 452.626, + "detailedplace__design__instance__displacement__mean": 0.839, + "detailedplace__design__instance__displacement__total": 134426, + "detailedplace__design__instance__utilization": 0.438964, + "detailedplace__design__instance__utilization__stdcell": 0.116684, + "detailedplace__design__io": 143, + "detailedplace__design__nets": 72450, + "detailedplace__design__rows": 2658, + "detailedplace__design__rows__unithd": 2658, + "detailedplace__design__sites": 5421363, + "detailedplace__design__sites__unithd": 5421363, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 70852700.0, + "detailedplace__dpl__hpwl__delta__percent": 1, + "detailedplace__elapsed_seconds": 50.27, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 1081028.0, + "detailedplace__power__internal__total": 0.0336996, + "detailedplace__power__leakage__total": 2.78205e-07, + "detailedplace__power__switching__total": 0.0119644, + "detailedplace__power__total": 0.0456643, + "detailedplace__route__wirelength__estimated": 6125400.0, + "detailedplace__runtime__total": "0:50.27", + "detailedplace__timing__drv__hold_violation_count": 853, + "detailedplace__timing__drv__max_cap": 19, + "detailedplace__timing__drv__max_cap_limit": -0.345124, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 10, + "detailedplace__timing__drv__max_slew": 11, + "detailedplace__timing__drv__max_slew_limit": -0.00260245, + "detailedplace__timing__drv__setup_violation_count": 226, + "detailedplace__timing__fmax": 247001000.0, + "detailedplace__timing__fmax__clock__ext_clk": 56944900.0, + "detailedplace__timing__fmax__clock__jtag_tck": 247001000.0, + "detailedplace__timing__hold__tns": -1607.45, + "detailedplace__timing__hold__ws": -3.01812, + "detailedplace__timing__setup__tns": -316.396, + "detailedplace__timing__setup__ws": -2.56085, + "detailedplace__utilizatin__before__dpl": 43.8964, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 1410, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 16, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__GRT-0243": 3, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 2, + "detailedroute__flow__warnings__type_count": 4, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.000146081, + "detailedroute__global_route__fastroute__finalization_s": 0.00166958, + "detailedroute__global_route__fastroute__initial_rsmt_s": 6.446e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00214264, + "detailedroute__global_route__fastroute__new_route_l_s": 2.576e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 0.000705214, + "detailedroute__global_route__fastroute__route_l_s": 9.4681e-05, + "detailedroute__global_route__fastroute__route_z_s": 3.132e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 2.861e-05, + "detailedroute__global_route__vias": 167, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 154, + "detailedroute__route__drc_errors__iter__1": 18, + "detailedroute__route__drc_errors__iter__10": 7, + "detailedroute__route__drc_errors__iter__11": 1, + "detailedroute__route__drc_errors__iter__12": 1, + "detailedroute__route__drc_errors__iter__13": 0, + "detailedroute__route__drc_errors__iter__2": 10, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__drc_errors__iter__5": 3, + "detailedroute__route__drc_errors__iter__6": 3, + "detailedroute__route__drc_errors__iter__7": 0, + "detailedroute__route__drc_errors__iter__8": 21, + "detailedroute__route__drc_errors__iter__9": 0, + "detailedroute__route__net": 78791, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 625174, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 625174, + "detailedroute__route__wirelength": 7165578, + "detailedroute__route__wirelength__iter__0": 7165655, + "detailedroute__route__wirelength__iter__1": 7165620, + "detailedroute__route__wirelength__iter__10": 7165038, + "detailedroute__route__wirelength__iter__11": 7165015, + "detailedroute__route__wirelength__iter__12": 7165015, + "detailedroute__route__wirelength__iter__13": 7165017, + "detailedroute__route__wirelength__iter__2": 7165605, + "detailedroute__route__wirelength__iter__3": 7165578, + "detailedroute__route__wirelength__iter__4": 7165571, + "detailedroute__route__wirelength__iter__5": 7165317, + "detailedroute__route__wirelength__iter__6": 7165317, + "detailedroute__route__wirelength__iter__7": 7165309, + "detailedroute__route__wirelength__iter__8": 7164536, + "detailedroute__route__wirelength__iter__9": 7164523, + "detailedroute__utilizatin__before__dpl": 45.0532, + "finish__clock__skew__hold": 1.19453, + "finish__clock__skew__setup": 0.862862, + "finish__cpu__total": 182.31, + "finish__design__core__area": 10761800.0, + "finish__design__die__area": 10902200.0, + "finish__design__instance__area": 4848540.0, + "finish__design__instance__area__class__antenna_cell": 6706.43, + "finish__design__instance__area__class__clock_buffer": 57306.2, + "finish__design__instance__area__class__clock_inverter": 11129.4, + "finish__design__instance__area__class__fill_cell": 5861140.0, + "finish__design__instance__area__class__inverter": 5472.75, + "finish__design__instance__area__class__macro": 3926470.0, + "finish__design__instance__area__class__multi_input_combinational_cell": 319391, + "finish__design__instance__area__class__sequential_cell": 264801, + "finish__design__instance__area__class__tap_cell": 113638, + "finish__design__instance__area__class__timing_repair_buffer": 143625, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 3926470.0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 922071, + "finish__design__instance__count": 939749, + "finish__design__instance__count__class__antenna_cell": 2680, + "finish__design__instance__count__class__clock_buffer": 2558, + "finish__design__instance__count__class__clock_inverter": 1004, + "finish__design__instance__count__class__fill_cell": 769150, + "finish__design__instance__count__class__inverter": 1447, + "finish__design__instance__count__class__macro": 6, + "finish__design__instance__count__class__multi_input_combinational_cell": 45600, + "finish__design__instance__count__class__sequential_cell": 10150, + "finish__design__instance__count__class__tap_cell": 90823, + "finish__design__instance__count__class__timing_repair_buffer": 16331, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 6, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 170593, + "finish__design__instance__utilization": 0.450532, + "finish__design__instance__utilization__stdcell": 0.134897, + "finish__design__io": 143, + "finish__design__nets": 78793, + "finish__design__rows": 2658, + "finish__design__rows__unithd": 2658, + "finish__design__sites": 5421363, + "finish__design__sites__unithd": 5421363, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.8, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 4.0683e-06, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000509017, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00295684, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79949, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00295684, + "finish__elapsed_seconds": 152.29, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 6, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 2, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 3750512.0, + "finish__power__internal__total": 0.0590593, + "finish__power__leakage__total": 3.37358e-07, + "finish__power__switching__total": 0.02953, + "finish__power__total": 0.0885896, + "finish__runtime__total": "2:32.29", + "finish__timing__drv__hold_violation_count": 36, + "finish__timing__drv__max_cap": 36, + "finish__timing__drv__max_cap_limit": -0.354742, + "finish__timing__drv__max_fanout": 97, + "finish__timing__drv__max_fanout_limit": 10, + "finish__timing__drv__max_slew": 17, + "finish__timing__drv__max_slew_limit": -0.170222, + "finish__timing__drv__setup_violation_count": 276, + "finish__timing__fmax": 246653000.0, + "finish__timing__fmax__clock__ext_clk": 58908400.0, + "finish__timing__fmax__clock__jtag_tck": 246653000.0, + "finish__timing__hold__tns": -2.75798, + "finish__timing__hold__ws": -0.240573, + "finish__timing__setup__tns": -329.775, + "finish__timing__setup__ws": -1.97552, + "finish__timing__wns_percent_delay": -10.06255, + "finish_merge__cpu__total": 18.42, + "finish_merge__elapsed_seconds": 19.68, + "finish_merge__mem__peak": 1876516.0, + "finish_merge__runtime__total": "0:19.68", + "floorplan__cpu__total": 103.35, + "floorplan__design__core__area": 10761800.0, + "floorplan__design__die__area": 10902200.0, + "floorplan__design__instance__area": 4518010.0, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 3926470.0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 591534, + "floorplan__design__instance__count": 58822, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 6, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 58816, + "floorplan__design__instance__utilization": 0.419818, + "floorplan__design__instance__utilization__stdcell": 0.0865404, + "floorplan__design__io": 141, + "floorplan__design__nets": 61971, + "floorplan__design__rows": 1319, + "floorplan__design__rows__unithd": 1319, + "floorplan__design__sites": 8601199, + "floorplan__design__sites__unithd": 8601199, + "floorplan__elapsed_seconds": 93.93, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 425480.0, + "floorplan__power__internal__total": 0.0327441, + "floorplan__power__leakage__total": 2.23142e-07, + "floorplan__power__switching__total": 0.00308883, + "floorplan__power__total": 0.0358331, + "floorplan__runtime__total": "1:33.93", + "floorplan__timing__fmax": 49864500.0, + "floorplan__timing__fmax__clock__ext_clk": 19654300.0, + "floorplan__timing__fmax__clock__jtag_tck": 49864500.0, + "floorplan__timing__hold__tns": -1995.22, + "floorplan__timing__hold__ws": -3.62231, + "floorplan__timing__setup__tns": -42971.7, + "floorplan__timing__setup__ws": -35.8795, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__MPL-0074": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__PDN-0110": 7, + "flow__warnings__count__STA-0450": 2, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 1821.31, + "globalplace__design__core__area": 10761800.0, + "globalplace__design__die__area": 10902200.0, + "globalplace__design__instance__area": 4715010.0, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 3926470.0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 788539, + "globalplace__design__instance__count": 159707, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 6, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 159701, + "globalplace__design__instance__utilization": 0.438124, + "globalplace__design__instance__utilization__stdcell": 0.115362, + "globalplace__design__io": 143, + "globalplace__design__nets": 72035, + "globalplace__design__rows": 2658, + "globalplace__design__rows__unithd": 2658, + "globalplace__design__sites": 5421363, + "globalplace__design__sites__unithd": 5421363, + "globalplace__elapsed_seconds": 218.89, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 1466008.0, + "globalplace__power__internal__total": 0.0336713, + "globalplace__power__leakage__total": 2.74513e-07, + "globalplace__power__switching__total": 0.0120823, + "globalplace__power__total": 0.0457538, + "globalplace__runtime__total": "3:38.89", + "globalplace__timing__fmax": 239960000.0, + "globalplace__timing__fmax__clock__ext_clk": 56823300.0, + "globalplace__timing__fmax__clock__jtag_tck": 239960000.0, + "globalplace__timing__hold__tns": -1600.93, + "globalplace__timing__hold__ws": -3.01992, + "globalplace__timing__setup__tns": -291.279, + "globalplace__timing__setup__ws": -2.59841, + "globalplace_io__cpu__total": 1.1, + "globalplace_io__elapsed_seconds": 1.35, + "globalplace_io__mem__peak": 398336.0, + "globalplace_io__runtime__total": "0:01.35", + "globalplace_skip_io__cpu__total": 257.5, + "globalplace_skip_io__elapsed_seconds": 21.49, + "globalplace_skip_io__mem__peak": 496640.0, + "globalplace_skip_io__runtime__total": "0:21.49", + "globalroute__antenna__violating__nets": 1, + "globalroute__antenna__violating__pins": 1, + "globalroute__antenna_diodes_count": 1270, + "globalroute__clock__skew__hold": 1.37034, + "globalroute__clock__skew__setup": 0.961071, + "globalroute__cpu__total": 2343.37, + "globalroute__design__core__area": 10761800.0, + "globalroute__design__die__area": 10902200.0, + "globalroute__design__instance__area": 4845020.0, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 3926470.0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 918542, + "globalroute__design__instance__count": 169189, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 53, + "globalroute__design__instance__count__macros": 6, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 93, + "globalroute__design__instance__count__stdcell": 169183, + "globalroute__design__instance__displacement__max": 8.66, + "globalroute__design__instance__displacement__mean": 0.005, + "globalroute__design__instance__displacement__total": 902.78, + "globalroute__design__instance__utilization": 0.450204, + "globalroute__design__instance__utilization__stdcell": 0.134381, + "globalroute__design__io": 143, + "globalroute__design__nets": 78793, + "globalroute__design__rows": 2658, + "globalroute__design__rows__unithd": 2658, + "globalroute__design__sites": 5421363, + "globalroute__design__sites__unithd": 5421363, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 626895, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 399.23, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 636, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__GRT-0243": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 620, + "globalroute__flow__warnings__count__STA-0450": 2, + "globalroute__flow__warnings__type_count": 7, + "globalroute__global_route__fastroute__congestion_rsmt_s": 4.8149e-05, + "globalroute__global_route__fastroute__finalization_s": 0.0421324, + "globalroute__global_route__fastroute__initial_rsmt_s": 3.341e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.0219535, + "globalroute__global_route__fastroute__new_route_l_s": 1.746e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.0100454, + "globalroute__global_route__fastroute__route_l_s": 3.765e-05, + "globalroute__global_route__fastroute__route_z_s": 4.81e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 1.8859e-05, + "globalroute__global_route__vias": 63, + "globalroute__global_route__wirelength": 8601243, + "globalroute__mem__peak": 3164136.0, + "globalroute__power__internal__total": 0.0592018, + "globalroute__power__leakage__total": 3.37358e-07, + "globalroute__power__switching__total": 0.0331363, + "globalroute__power__total": 0.0923385, + "globalroute__route__net": 78541, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 6361510.0, + "globalroute__runtime__total": "6:39.23", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 6, + "globalroute__timing__drv__max_cap_limit": -0.425777, + "globalroute__timing__drv__max_fanout": 56, + "globalroute__timing__drv__max_fanout_limit": 10, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.0201652, + "globalroute__timing__drv__setup_violation_count": 298, + "globalroute__timing__fmax": 235524000.0, + "globalroute__timing__fmax__clock__ext_clk": 58638500.0, + "globalroute__timing__fmax__clock__jtag_tck": 235524000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.00318501, + "globalroute__timing__setup__tns": -369.718, + "globalroute__timing__setup__ws": -2.05364, + "globalroute__utilizatin__before__dpl": 45.0204, + "macro_place__wirelength": 5303710.0, + "placeopt__cpu__total": 66.44, + "placeopt__design__core__area": 10761800.0, + "placeopt__design__die__area": 10902200.0, + "placeopt__design__instance__area": 4724050.0, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 3926470.0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 797577, + "placeopt__design__instance__count": 160122, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 6, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 160116, + "placeopt__design__instance__utilization": 0.438964, + "placeopt__design__instance__utilization__stdcell": 0.116684, + "placeopt__design__io": 143, + "placeopt__design__nets": 72450, + "placeopt__design__rows": 2658, + "placeopt__design__rows__unithd": 2658, + "placeopt__design__sites": 5421363, + "placeopt__design__sites__unithd": 5421363, + "placeopt__elapsed_seconds": 47.48, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 2, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__count__RSZ-0095": 1, + "placeopt__flow__warnings__type_count": 2, + "placeopt__mem__peak": 631124.0, + "placeopt__power__internal__total": 0.033704, + "placeopt__power__leakage__total": 2.78205e-07, + "placeopt__power__switching__total": 0.01209, + "placeopt__power__total": 0.0457943, + "placeopt__runtime__total": "0:47.48", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 2, + "placeopt__timing__drv__hold_violation_count": 853, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.00142051, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 10, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.00786734, + "placeopt__timing__drv__setup_violation_count": 227, + "placeopt__timing__fmax": 244270000.0, + "placeopt__timing__fmax__clock__ext_clk": 56593800.0, + "placeopt__timing__fmax__clock__jtag_tck": 244270000.0, + "placeopt__timing__hold__tns": -1604.5, + "placeopt__timing__hold__ws": -3.01992, + "placeopt__timing__setup__tns": -318.735, + "placeopt__timing__setup__ws": -2.66979, + "run__flow__design": "microwatt", + "run__flow__generate_date": "2026-06-17 08:37", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "ff2dff31-2462-4af5-a21a-f486fae6035c", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "df740b6c0251ad7e1eabefda87b6d3e836dacfdc", + "synth__cpu__total": 196.03, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 4515310.0, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 3926470.0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 588838, + "synth__design__instance__count": 58105, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 6, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 58099, + "synth__design__io": 141, + "synth__design__nets": 61254, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 191.32, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 5, + "synth__flow__warnings__count__ODB-0220": 4, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 452052.0, + "synth__netlist__hash": "8362e56e95b27af28a733f4ff1c72cff53c75fc1", + "synth__runtime__total": "3:11.32", + "total_elapsed_seconds": 1322.68, + "total_time": "0:22:02.680000" +} \ No newline at end of file diff --git a/flow/designs/sky130hd/riscv32i/metadata-base-ok.json b/flow/designs/sky130hd/riscv32i/metadata-base-ok.json new file mode 100644 index 0000000000..90a5d7bf94 --- /dev/null +++ b/flow/designs/sky130hd/riscv32i/metadata-base-ok.json @@ -0,0 +1,509 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 6.0000", + "vclk_clk: 6.0000" + ], + "cts__clock__skew__hold": 0.0545378, + "cts__clock__skew__setup": 0.0545378, + "cts__cpu__total": 63.21, + "cts__design__core__area": 139531, + "cts__design__die__area": 142216, + "cts__design__instance__area": 75230.9, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 75230.9, + "cts__design__instance__count": 7545, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 35, + "cts__design__instance__count__stdcell": 7545, + "cts__design__instance__displacement__max": 12.274, + "cts__design__instance__displacement__mean": 0.052, + "cts__design__instance__displacement__total": 398.213, + "cts__design__instance__utilization": 0.539169, + "cts__design__instance__utilization__stdcell": 0.539169, + "cts__design__io": 167, + "cts__design__nets": 5751, + "cts__design__rows": 137, + "cts__design__rows__unithd": 137, + "cts__design__sites": 111518, + "cts__design__sites__unithd": 111518, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 433293, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 32.65, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 297852.0, + "cts__power__internal__total": 0.0155045, + "cts__power__leakage__total": 2.74702e-08, + "cts__power__switching__total": 0.00733376, + "cts__power__total": 0.0228382, + "cts__route__wirelength__estimated": 191415, + "cts__runtime__total": "0:32.65", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.472619, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.397429, + "cts__timing__drv__setup_violation_count": 457, + "cts__timing__fmax": 151943000.0, + "cts__timing__fmax__clock__clk": 151943000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.574827, + "cts__timing__setup__tns": -126.477, + "cts__timing__setup__ws": -1.11, + "cts__utilizatin__before__dpl": 53.9169, + "design__io__hpwl": 30850796, + "design__violations": 0, + "detailedplace__cpu__total": 3.88, + "detailedplace__design__core__area": 139531, + "detailedplace__design__die__area": 142216, + "detailedplace__design__instance__area": 71162, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 71162, + "detailedplace__design__instance__count": 7308, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 7308, + "detailedplace__design__instance__displacement__max": 11.478, + "detailedplace__design__instance__displacement__mean": 1.566, + "detailedplace__design__instance__displacement__total": 11450.5, + "detailedplace__design__instance__utilization": 0.510007, + "detailedplace__design__instance__utilization__stdcell": 0.510007, + "detailedplace__design__io": 167, + "detailedplace__design__nets": 5607, + "detailedplace__design__rows": 137, + "detailedplace__design__rows__unithd": 137, + "detailedplace__design__sites": 111518, + "detailedplace__design__sites__unithd": 111518, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 9001760.0, + "detailedplace__dpl__hpwl__delta__percent": 5, + "detailedplace__elapsed_seconds": 2.81, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 0, + "detailedplace__flow__warnings__type_count": 0, + "detailedplace__mem__peak": 171640.0, + "detailedplace__power__internal__total": 0.0118911, + "detailedplace__power__leakage__total": 2.55171e-08, + "detailedplace__power__switching__total": 0.00418733, + "detailedplace__power__total": 0.0160784, + "detailedplace__route__wirelength__estimated": 185298, + "detailedplace__runtime__total": "0:02.81", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.472619, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.394345, + "detailedplace__timing__drv__setup_violation_count": 635, + "detailedplace__timing__fmax": 140997000.0, + "detailedplace__timing__fmax__clock__clk": 140997000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.56078, + "detailedplace__timing__setup__tns": -413.638, + "detailedplace__timing__setup__ws": -1.98023, + "detailedplace__utilizatin__before__dpl": 51.0007, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 8, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 11, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 2, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.868e-05, + "detailedroute__global_route__fastroute__finalization_s": 8.274e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 2.713e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00191822, + "detailedroute__global_route__fastroute__new_route_l_s": 4.64e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.2e-07, + "detailedroute__global_route__fastroute__route_l_s": 1.486e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.72e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 7.25e-06, + "detailedroute__global_route__vias": 66, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 60, + "detailedroute__route__drc_errors__iter__1": 0, + "detailedroute__route__drc_errors__iter__2": 139, + "detailedroute__route__drc_errors__iter__3": 6, + "detailedroute__route__drc_errors__iter__4": 0, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 5763, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 50326, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 50326, + "detailedroute__route__wirelength": 272132, + "detailedroute__route__wirelength__iter__0": 272175, + "detailedroute__route__wirelength__iter__1": 272132, + "detailedroute__route__wirelength__iter__2": 272054, + "detailedroute__route__wirelength__iter__3": 272115, + "detailedroute__route__wirelength__iter__4": 272124, + "detailedroute__route__wirelength__iter__5": 272103, + "detailedroute__utilizatin__before__dpl": 54.1518, + "finish__clock__skew__hold": 0.0627375, + "finish__clock__skew__setup": 0.0627375, + "finish__cpu__total": 10.81, + "finish__design__core__area": 139531, + "finish__design__die__area": 142216, + "finish__design__instance__area": 75558.7, + "finish__design__instance__area__class__antenna_cell": 30.0288, + "finish__design__instance__area__class__clock_buffer": 2957.84, + "finish__design__instance__area__class__clock_inverter": 449.181, + "finish__design__instance__area__class__fill_cell": 63972.6, + "finish__design__instance__area__class__inverter": 449.181, + "finish__design__instance__area__class__multi_input_combinational_cell": 30376.6, + "finish__design__instance__area__class__sequential_cell": 31550.3, + "finish__design__instance__area__class__tap_cell": 2347.25, + "finish__design__instance__area__class__timing_repair_buffer": 7398.35, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 75558.7, + "finish__design__instance__count": 19161, + "finish__design__instance__count__class__antenna_cell": 12, + "finish__design__instance__count__class__clock_buffer": 148, + "finish__design__instance__count__class__clock_inverter": 57, + "finish__design__instance__count__class__fill_cell": 11590, + "finish__design__instance__count__class__inverter": 117, + "finish__design__instance__count__class__multi_input_combinational_cell": 3440, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__tap_cell": 1876, + "finish__design__instance__count__class__timing_repair_buffer": 865, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 7571, + "finish__design__instance__utilization": 0.541518, + "finish__design__instance__utilization__stdcell": 0.541518, + "finish__design__io": 167, + "finish__design__nets": 5765, + "finish__design__rows": 137, + "finish__design__rows__unithd": 137, + "finish__design__sites": 111518, + "finish__design__sites__unithd": 111518, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79996, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 3.12589e-05, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000285831, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000309238, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79971, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000309238, + "finish__elapsed_seconds": 6.3, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 4, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 3, + "finish__mem__peak": 330620.0, + "finish__power__internal__total": 0.0155646, + "finish__power__leakage__total": 2.7585e-08, + "finish__power__switching__total": 0.00756356, + "finish__power__total": 0.0231281, + "finish__runtime__total": "0:06.30", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.564503, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.283157, + "finish__timing__drv__setup_violation_count": 428, + "finish__timing__fmax": 151036000.0, + "finish__timing__fmax__clock__clk": 151036000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.573511, + "finish__timing__setup__tns": -112.759, + "finish__timing__setup__ws": -1.06955, + "finish__timing__wns_percent_delay": -16.096019, + "finish_merge__cpu__total": 1.7, + "finish_merge__elapsed_seconds": 1.94, + "finish_merge__mem__peak": 475024.0, + "finish_merge__runtime__total": "0:01.94", + "floorplan__cpu__total": 1.66, + "floorplan__design__core__area": 139531, + "floorplan__design__die__area": 142216, + "floorplan__design__instance__area": 61218.7, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 61218.7, + "floorplan__design__instance__count": 4613, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 4613, + "floorplan__design__instance__utilization": 0.438745, + "floorplan__design__instance__utilization__stdcell": 0.438745, + "floorplan__design__io": 165, + "floorplan__design__nets": 4786, + "floorplan__design__rows": 137, + "floorplan__design__rows__unithd": 137, + "floorplan__design__sites": 111518, + "floorplan__design__sites__unithd": 111518, + "floorplan__elapsed_seconds": 1.28, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__type_count": 1, + "floorplan__mem__peak": 148492.0, + "floorplan__power__internal__total": 0.0106989, + "floorplan__power__leakage__total": 2.14146e-08, + "floorplan__power__switching__total": 0.00171248, + "floorplan__power__total": 0.0124114, + "floorplan__runtime__total": "0:01.28", + "floorplan__timing__fmax": 136918000.0, + "floorplan__timing__fmax__clock__clk": 136918000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.503445, + "floorplan__timing__setup__tns": -563.976, + "floorplan__timing__setup__ws": -1.30363, + "flow__errors__count": 0, + "flow__warnings__count": 0, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 0, + "globalplace__cpu__total": 129.51, + "globalplace__design__core__area": 139531, + "globalplace__design__die__area": 142216, + "globalplace__design__instance__area": 71162, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 71162, + "globalplace__design__instance__count": 7308, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 7308, + "globalplace__design__instance__utilization": 0.510007, + "globalplace__design__instance__utilization__stdcell": 0.510007, + "globalplace__design__io": 167, + "globalplace__design__nets": 5607, + "globalplace__design__rows": 137, + "globalplace__design__rows__unithd": 137, + "globalplace__design__sites": 111518, + "globalplace__design__sites__unithd": 111518, + "globalplace__elapsed_seconds": 9.76, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 306172.0, + "globalplace__power__internal__total": 0.0118899, + "globalplace__power__leakage__total": 2.55171e-08, + "globalplace__power__switching__total": 0.00418167, + "globalplace__power__total": 0.0160716, + "globalplace__runtime__total": "0:09.76", + "globalplace__timing__fmax": 141614000.0, + "globalplace__timing__fmax__clock__clk": 141614000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.565688, + "globalplace__timing__setup__tns": -397.975, + "globalplace__timing__setup__ws": -1.89148, + "globalplace_io__cpu__total": 0.38, + "globalplace_io__elapsed_seconds": 0.44, + "globalplace_io__mem__peak": 136160.0, + "globalplace_io__runtime__total": "0:00.44", + "globalplace_skip_io__cpu__total": 27.61, + "globalplace_skip_io__elapsed_seconds": 1.36, + "globalplace_skip_io__mem__peak": 141500.0, + "globalplace_skip_io__runtime__total": "0:01.36", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 4, + "globalroute__clock__skew__hold": 0.0534375, + "globalroute__clock__skew__setup": 0.0534375, + "globalroute__cpu__total": 819.8, + "globalroute__design__core__area": 139531, + "globalroute__design__die__area": 142216, + "globalroute__design__instance__area": 75538.7, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 75538.7, + "globalroute__design__instance__count": 7563, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 15, + "globalroute__design__instance__count__stdcell": 7563, + "globalroute__design__instance__displacement__max": 7.32, + "globalroute__design__instance__displacement__mean": 0.023, + "globalroute__design__instance__displacement__total": 179.72, + "globalroute__design__instance__utilization": 0.541374, + "globalroute__design__instance__utilization__stdcell": 0.541374, + "globalroute__design__io": 167, + "globalroute__design__nets": 5765, + "globalroute__design__rows": 137, + "globalroute__design__rows__unithd": 137, + "globalroute__design__sites": 111518, + "globalroute__design__sites__unithd": 111518, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 182725, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 105.76, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 53, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 40, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00010481, + "globalroute__global_route__fastroute__finalization_s": 0.00370368, + "globalroute__global_route__fastroute__initial_rsmt_s": 8.568e-05, + "globalroute__global_route__fastroute__monotonic_s": 0.00178867, + "globalroute__global_route__fastroute__new_route_l_s": 1.562e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 4.5e-07, + "globalroute__global_route__fastroute__route_l_s": 3.879e-05, + "globalroute__global_route__fastroute__route_z_s": 2.54e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 2.245e-05, + "globalroute__global_route__vias": 213, + "globalroute__global_route__wirelength": 382639, + "globalroute__mem__peak": 441480.0, + "globalroute__power__internal__total": 0.0155911, + "globalroute__power__leakage__total": 2.75849e-08, + "globalroute__power__switching__total": 0.00822785, + "globalroute__power__total": 0.023819, + "globalroute__route__net": 5749, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 192115, + "globalroute__runtime__total": "1:45.76", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.535136, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.32629, + "globalroute__timing__drv__setup_violation_count": 541, + "globalroute__timing__fmax": 145784000.0, + "globalroute__timing__fmax__clock__clk": 145784000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.605715, + "globalroute__timing__setup__tns": -222.53, + "globalroute__timing__setup__ws": -1.24933, + "globalroute__utilizatin__before__dpl": 54.1374, + "placeopt__cpu__total": 3.48, + "placeopt__design__core__area": 139531, + "placeopt__design__die__area": 142216, + "placeopt__design__instance__area": 71162, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 71162, + "placeopt__design__instance__count": 7308, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 7308, + "placeopt__design__instance__utilization": 0.510007, + "placeopt__design__instance__utilization__stdcell": 0.510007, + "placeopt__design__io": 167, + "placeopt__design__nets": 5607, + "placeopt__design__rows": 137, + "placeopt__design__rows__unithd": 137, + "placeopt__design__sites": 111518, + "placeopt__design__sites__unithd": 111518, + "placeopt__elapsed_seconds": 2.46, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 0, + "placeopt__flow__warnings__type_count": 0, + "placeopt__mem__peak": 166340.0, + "placeopt__power__internal__total": 0.0118899, + "placeopt__power__leakage__total": 2.55171e-08, + "placeopt__power__switching__total": 0.00418167, + "placeopt__power__total": 0.0160716, + "placeopt__runtime__total": "0:02.46", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.47275, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.386916, + "placeopt__timing__drv__setup_violation_count": 635, + "placeopt__timing__fmax": 141614000.0, + "placeopt__timing__fmax__clock__clk": 141614000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.565688, + "placeopt__timing__setup__tns": -397.975, + "placeopt__timing__setup__ws": -1.89148, + "run__flow__design": "riscv32i", + "run__flow__generate_date": "2026-06-17 07:54", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hd", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "797106ee-10d5-41e9-9ba5-b2821c534cd2", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "1091eeb4c950a6ac404b0856fcaffac8c2ea36ae", + "synth__cpu__total": 11.04, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 63319.5, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 63319.5, + "synth__design__instance__count": 4997, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 4997, + "synth__design__io": 165, + "synth__design__nets": 5170, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 11.5, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 0, + "synth__flow__warnings__type_count": 0, + "synth__mem__peak": 69608.0, + "synth__netlist__hash": "1166e7e0673959c4cb9320d475b77fd211a25229", + "synth__runtime__total": "0:11.50", + "total_elapsed_seconds": 176.26, + "total_time": "0:02:56.260000" +} \ No newline at end of file diff --git a/flow/designs/sky130hs/aes/metadata-base-ok.json b/flow/designs/sky130hs/aes/metadata-base-ok.json new file mode 100644 index 0000000000..ae323d689e --- /dev/null +++ b/flow/designs/sky130hs/aes/metadata-base-ok.json @@ -0,0 +1,525 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 2.8000", + "vclk_clk: 2.8000" + ], + "cts__clock__skew__hold": 0.0252842, + "cts__clock__skew__setup": 0.0252842, + "cts__cpu__total": 20.28, + "cts__design__core__area": 260451, + "cts__design__die__area": 266106, + "cts__design__instance__area": 146706, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 146706, + "cts__design__instance__count": 17148, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 34, + "cts__design__instance__count__stdcell": 17148, + "cts__design__instance__displacement__max": 9.54, + "cts__design__instance__displacement__mean": 0.028, + "cts__design__instance__displacement__total": 493.831, + "cts__design__instance__utilization": 0.563276, + "cts__design__instance__utilization__stdcell": 0.563276, + "cts__design__io": 390, + "cts__design__nets": 14515, + "cts__design__rows": 153, + "cts__design__rows__unit": 153, + "cts__design__sites": 162945, + "cts__design__sites__unit": 162945, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 265217, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 11.84, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 364664.0, + "cts__power__internal__total": 0.561789, + "cts__power__leakage__total": 1.49761e-06, + "cts__power__switching__total": 0.370554, + "cts__power__total": 0.932344, + "cts__route__wirelength__estimated": 466382, + "cts__runtime__total": "0:11.84", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.0503865, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.0600787, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 357380000.0, + "cts__timing__fmax__clock__clk": 357380000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.317017, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.00185874, + "cts__utilizatin__before__dpl": 56.3276, + "design__io__hpwl": 66792791, + "design__violations": 0, + "detailedplace__cpu__total": 12.07, + "detailedplace__design__core__area": 260451, + "detailedplace__design__die__area": 266106, + "detailedplace__design__instance__area": 140699, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 140699, + "detailedplace__design__instance__count": 16887, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 16887, + "detailedplace__design__instance__displacement__max": 24.604, + "detailedplace__design__instance__displacement__mean": 2.164, + "detailedplace__design__instance__displacement__total": 36549.6, + "detailedplace__design__instance__utilization": 0.540213, + "detailedplace__design__instance__utilization__stdcell": 0.540213, + "detailedplace__design__io": 390, + "detailedplace__design__nets": 14362, + "detailedplace__design__rows": 153, + "detailedplace__design__rows__unit": 153, + "detailedplace__design__sites": 162945, + "detailedplace__design__sites__unit": 162945, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 23541100.0, + "detailedplace__dpl__hpwl__delta__percent": 5, + "detailedplace__elapsed_seconds": 8.54, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 246756.0, + "detailedplace__power__internal__total": 0.54887, + "detailedplace__power__leakage__total": 1.45468e-06, + "detailedplace__power__switching__total": 0.35996, + "detailedplace__power__total": 0.908831, + "detailedplace__route__wirelength__estimated": 481567, + "detailedplace__runtime__total": "0:08.54", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.0503865, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.0600563, + "detailedplace__timing__drv__setup_violation_count": 57, + "detailedplace__timing__fmax": 339188000.0, + "detailedplace__timing__fmax__clock__clk": 339188000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.298547, + "detailedplace__timing__setup__tns": -2.81627, + "detailedplace__timing__setup__ws": -0.148218, + "detailedplace__utilizatin__before__dpl": 54.0213, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 5, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.755e-05, + "detailedroute__global_route__fastroute__finalization_s": 0.00111226, + "detailedroute__global_route__fastroute__initial_rsmt_s": 5.075e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00180334, + "detailedroute__global_route__fastroute__new_route_l_s": 3.35e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, + "detailedroute__global_route__fastroute__route_l_s": 1.819e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.64e-06, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 5.9e-06, + "detailedroute__global_route__vias": 43, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 50, + "detailedroute__route__drc_errors__iter__1": 36, + "detailedroute__route__drc_errors__iter__2": 8, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 264, + "detailedroute__route__drc_errors__iter__5": 72, + "detailedroute__route__drc_errors__iter__6": 9, + "detailedroute__route__drc_errors__iter__7": 7, + "detailedroute__route__drc_errors__iter__8": 7, + "detailedroute__route__drc_errors__iter__9": 0, + "detailedroute__route__net": 14820, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 121549, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 121549, + "detailedroute__route__wirelength": 596755, + "detailedroute__route__wirelength__iter__0": 596772, + "detailedroute__route__wirelength__iter__1": 596760, + "detailedroute__route__wirelength__iter__2": 596766, + "detailedroute__route__wirelength__iter__3": 596755, + "detailedroute__route__wirelength__iter__4": 596761, + "detailedroute__route__wirelength__iter__5": 596778, + "detailedroute__route__wirelength__iter__6": 596751, + "detailedroute__route__wirelength__iter__7": 596748, + "detailedroute__route__wirelength__iter__8": 596748, + "detailedroute__route__wirelength__iter__9": 596749, + "detailedroute__utilizatin__before__dpl": 58.7628, + "finish__clock__skew__hold": 0.0278195, + "finish__clock__skew__setup": 0.0278195, + "finish__cpu__total": 20.63, + "finish__design__core__area": 260451, + "finish__design__die__area": 266106, + "finish__design__instance__area": 153048, + "finish__design__instance__area__class__antenna_cell": 60.7392, + "finish__design__instance__area__class__clock_buffer": 4143.05, + "finish__design__instance__area__class__clock_inverter": 1414.58, + "finish__design__instance__area__class__fill_cell": 107403, + "finish__design__instance__area__class__inverter": 202.997, + "finish__design__instance__area__class__multi_input_combinational_cell": 94297.6, + "finish__design__instance__area__class__sequential_cell": 17504.1, + "finish__design__instance__area__class__tap_cell": 4459.54, + "finish__design__instance__area__class__timing_repair_buffer": 30965.8, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 153048, + "finish__design__instance__count": 35026, + "finish__design__instance__count__class__antenna_cell": 19, + "finish__design__instance__count__class__clock_buffer": 140, + "finish__design__instance__count__class__clock_inverter": 86, + "finish__design__instance__count__class__fill_cell": 17552, + "finish__design__instance__count__class__inverter": 41, + "finish__design__instance__count__class__multi_input_combinational_cell": 10441, + "finish__design__instance__count__class__sequential_cell": 562, + "finish__design__instance__count__class__tap_cell": 2790, + "finish__design__instance__count__class__timing_repair_buffer": 3395, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 17474, + "finish__design__instance__utilization": 0.587628, + "finish__design__instance__utilization__stdcell": 0.587628, + "finish__design__io": 390, + "finish__design__nets": 14822, + "finish__design__rows": 153, + "finish__design__rows__unit": 153, + "finish__design__sites": 162945, + "finish__design__sites__unit": 162945, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.7988, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00109646, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00690329, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00372435, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.7931, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00372435, + "finish__elapsed_seconds": 15.77, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 526136.0, + "finish__power__internal__total": 0.592775, + "finish__power__leakage__total": 1.54067e-06, + "finish__power__switching__total": 0.438101, + "finish__power__total": 1.03088, + "finish__runtime__total": "0:15.77", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.122172, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.126505, + "finish__timing__drv__setup_violation_count": 1, + "finish__timing__fmax": 356534000.0, + "finish__timing__fmax__clock__clk": 356534000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.321058, + "finish__timing__setup__tns": -0.00478351, + "finish__timing__setup__ws": -0.00478351, + "finish__timing__wns_percent_delay": -0.148759, + "finish_merge__cpu__total": 2.17, + "finish_merge__elapsed_seconds": 2.46, + "finish_merge__mem__peak": 513124.0, + "finish_merge__runtime__total": "0:02.46", + "floorplan__cpu__total": 3.36, + "floorplan__design__core__area": 260451, + "floorplan__design__die__area": 266106, + "floorplan__design__instance__area": 104799, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 104799, + "floorplan__design__instance__count": 11027, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 11027, + "floorplan__design__instance__utilization": 0.402375, + "floorplan__design__instance__utilization__stdcell": 0.402375, + "floorplan__design__io": 388, + "floorplan__design__nets": 11290, + "floorplan__design__rows": 153, + "floorplan__design__rows__unit": 153, + "floorplan__design__sites": 162945, + "floorplan__design__sites__unit": 162945, + "floorplan__elapsed_seconds": 2.56, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 197476.0, + "floorplan__power__internal__total": 0.469872, + "floorplan__power__leakage__total": 1.01867e-06, + "floorplan__power__switching__total": 0.14793, + "floorplan__power__total": 0.617803, + "floorplan__runtime__total": "0:02.56", + "floorplan__timing__fmax": 147897000.0, + "floorplan__timing__fmax__clock__clk": 147897000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.281629, + "floorplan__timing__setup__tns": -565.867, + "floorplan__timing__setup__ws": -3.96148, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 213.8, + "globalplace__design__core__area": 260451, + "globalplace__design__die__area": 266106, + "globalplace__design__instance__area": 140699, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 140699, + "globalplace__design__instance__count": 16887, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 16887, + "globalplace__design__instance__utilization": 0.540213, + "globalplace__design__instance__utilization__stdcell": 0.540213, + "globalplace__design__io": 390, + "globalplace__design__nets": 14362, + "globalplace__design__rows": 153, + "globalplace__design__rows__unit": 153, + "globalplace__design__sites": 162945, + "globalplace__design__sites__unit": 162945, + "globalplace__elapsed_seconds": 26.93, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 1, + "globalplace__mem__peak": 489896.0, + "globalplace__power__internal__total": 0.549018, + "globalplace__power__leakage__total": 1.45468e-06, + "globalplace__power__switching__total": 0.365095, + "globalplace__power__total": 0.914114, + "globalplace__runtime__total": "0:26.93", + "globalplace__timing__fmax": 333641000.0, + "globalplace__timing__fmax__clock__clk": 333641000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.291469, + "globalplace__timing__setup__tns": -3.56044, + "globalplace__timing__setup__ws": -0.197229, + "globalplace_io__cpu__total": 1.29, + "globalplace_io__elapsed_seconds": 1.38, + "globalplace_io__mem__peak": 171020.0, + "globalplace_io__runtime__total": "0:01.38", + "globalplace_skip_io__cpu__total": 51.95, + "globalplace_skip_io__elapsed_seconds": 3.09, + "globalplace_skip_io__mem__peak": 187664.0, + "globalplace_skip_io__runtime__total": "0:03.09", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 14, + "globalroute__clock__skew__hold": 0.0325347, + "globalroute__clock__skew__setup": 0.0325347, + "globalroute__cpu__total": 871.83, + "globalroute__design__core__area": 260451, + "globalroute__design__die__area": 266106, + "globalroute__design__instance__area": 153032, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 153032, + "globalroute__design__instance__count": 17469, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 290, + "globalroute__design__instance__count__stdcell": 17469, + "globalroute__design__instance__displacement__max": 21.93, + "globalroute__design__instance__displacement__mean": 0.287, + "globalroute__design__instance__displacement__total": 5010.78, + "globalroute__design__instance__utilization": 0.587566, + "globalroute__design__instance__utilization__stdcell": 0.587566, + "globalroute__design__io": 390, + "globalroute__design__nets": 14822, + "globalroute__design__rows": 153, + "globalroute__design__rows__unit": 153, + "globalroute__design__sites": 162945, + "globalroute__design__sites__unit": 162945, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 3634150.0, + "globalroute__dpl__hpwl__delta__percent": 1, + "globalroute__elapsed_seconds": 98.47, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 14, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 5, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000355089, + "globalroute__global_route__fastroute__finalization_s": 0.00811485, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00024345, + "globalroute__global_route__fastroute__monotonic_s": 0.00348248, + "globalroute__global_route__fastroute__new_route_l_s": 5.883e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 2.2e-07, + "globalroute__global_route__fastroute__route_l_s": 9.326e-05, + "globalroute__global_route__fastroute__route_z_s": 1.982e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 7.45e-05, + "globalroute__global_route__vias": 706, + "globalroute__global_route__wirelength": 872323, + "globalroute__mem__peak": 641652.0, + "globalroute__power__internal__total": 0.593262, + "globalroute__power__leakage__total": 1.54067e-06, + "globalroute__power__switching__total": 0.475433, + "globalroute__power__total": 1.0687, + "globalroute__route__net": 14513, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 477448, + "globalroute__runtime__total": "1:38.47", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.131805, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.120869, + "globalroute__timing__drv__setup_violation_count": 56, + "globalroute__timing__fmax": 348957000.0, + "globalroute__timing__fmax__clock__clk": 348957000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.354399, + "globalroute__timing__setup__tns": -1.08284, + "globalroute__timing__setup__ws": -0.0656799, + "globalroute__utilizatin__before__dpl": 58.7566, + "placeopt__cpu__total": 10.03, + "placeopt__design__core__area": 260451, + "placeopt__design__die__area": 266106, + "placeopt__design__instance__area": 140699, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 140699, + "placeopt__design__instance__count": 16887, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 16887, + "placeopt__design__instance__utilization": 0.540213, + "placeopt__design__instance__utilization__stdcell": 0.540213, + "placeopt__design__io": 390, + "placeopt__design__nets": 14362, + "placeopt__design__rows": 153, + "placeopt__design__rows__unit": 153, + "placeopt__design__sites": 162945, + "placeopt__design__sites__unit": 162945, + "placeopt__elapsed_seconds": 6.62, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 330688.0, + "placeopt__power__internal__total": 0.549018, + "placeopt__power__leakage__total": 1.45468e-06, + "placeopt__power__switching__total": 0.365095, + "placeopt__power__total": 0.914114, + "placeopt__runtime__total": "0:06.62", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0544435, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.0639132, + "placeopt__timing__drv__setup_violation_count": 61, + "placeopt__timing__fmax": 333641000.0, + "placeopt__timing__fmax__clock__clk": 333641000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.291469, + "placeopt__timing__setup__tns": -3.56044, + "placeopt__timing__setup__ws": -0.197229, + "run__flow__design": "aes", + "run__flow__generate_date": "2026-06-17 08:01", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hs", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "0f5a8bc4-e6c6-4a49-a0cc-7c435dbf2428", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "99d2cc38bbf65e6dcbb229c66ff97c9212eb1fea", + "synth__cpu__total": 39.29, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 104799, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 104799, + "synth__design__instance__count": 11027, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 11027, + "synth__design__io": 388, + "synth__design__nets": 11290, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 39.77, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 2, + "synth__flow__warnings__count__ODB-0220": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 147776.0, + "synth__netlist__hash": "87e89ea6e953310a2702b0881810f42a4378df42", + "synth__runtime__total": "0:39.77", + "total_elapsed_seconds": 217.43, + "total_time": "0:03:37.430000" +} \ No newline at end of file diff --git a/flow/designs/sky130hs/jpeg/metadata-base-ok.json b/flow/designs/sky130hs/jpeg/metadata-base-ok.json new file mode 100644 index 0000000000..adb45b073d --- /dev/null +++ b/flow/designs/sky130hs/jpeg/metadata-base-ok.json @@ -0,0 +1,525 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 4.0000", + "vclk_clk: 4.0000" + ], + "cts__clock__skew__hold": 0.0477367, + "cts__clock__skew__setup": 0.0477367, + "cts__cpu__total": 43.85, + "cts__design__core__area": 1216330.0, + "cts__design__die__area": 1228320.0, + "cts__design__instance__area": 682691, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 682691, + "cts__design__instance__count": 50066, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 0, + "cts__design__instance__count__stdcell": 50066, + "cts__design__instance__displacement__max": 0, + "cts__design__instance__displacement__mean": 0, + "cts__design__instance__displacement__total": 0, + "cts__design__instance__utilization": 0.56127, + "cts__design__instance__utilization__stdcell": 0.56127, + "cts__design__io": 49, + "cts__design__nets": 46086, + "cts__design__rows": 331, + "cts__design__rows__unit": 331, + "cts__design__sites": 760969, + "cts__design__sites__unit": 760969, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 0, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 23.94, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 1, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__type_count": 1, + "cts__mem__peak": 572924.0, + "cts__power__internal__total": 1.232, + "cts__power__leakage__total": 1.11366e-05, + "cts__power__switching__total": 0.462391, + "cts__power__total": 1.6944, + "cts__route__wirelength__estimated": 1191670.0, + "cts__runtime__total": "0:23.94", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.144615, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.108836, + "cts__timing__drv__setup_violation_count": 0, + "cts__timing__fmax": 256256000.0, + "cts__timing__fmax__clock__clk": 256256000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.188227, + "cts__timing__setup__tns": 0, + "cts__timing__setup__ws": 0.0976543, + "cts__utilizatin__before__dpl": 56.127, + "design__io__hpwl": 12109204, + "design__violations": 0, + "detailedplace__cpu__total": 34.33, + "detailedplace__design__core__area": 1216330.0, + "detailedplace__design__die__area": 1228320.0, + "detailedplace__design__instance__area": 646989, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 646989, + "detailedplace__design__instance__count": 48649, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 48649, + "detailedplace__design__instance__displacement__max": 13.889, + "detailedplace__design__instance__displacement__mean": 2.253, + "detailedplace__design__instance__displacement__total": 109637, + "detailedplace__design__instance__utilization": 0.531918, + "detailedplace__design__instance__utilization__stdcell": 0.531918, + "detailedplace__design__io": 49, + "detailedplace__design__nets": 45333, + "detailedplace__design__rows": 331, + "detailedplace__design__rows__unit": 331, + "detailedplace__design__sites": 760969, + "detailedplace__design__sites__unit": 760969, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 107066000.0, + "detailedplace__dpl__hpwl__delta__percent": 10, + "detailedplace__elapsed_seconds": 24.39, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 449628.0, + "detailedplace__power__internal__total": 1.18082, + "detailedplace__power__leakage__total": 1.08961e-05, + "detailedplace__power__switching__total": 0.419766, + "detailedplace__power__total": 1.60059, + "detailedplace__route__wirelength__estimated": 1166970.0, + "detailedplace__runtime__total": "0:24.39", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.14608, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.113781, + "detailedplace__timing__drv__setup_violation_count": 0, + "detailedplace__timing__fmax": 257103000.0, + "detailedplace__timing__fmax__clock__clk": 257103000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.184967, + "detailedplace__timing__setup__tns": 0, + "detailedplace__timing__setup__ws": 0.110509, + "detailedplace__utilizatin__before__dpl": 53.1918, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 47, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 49, + "detailedroute__flow__warnings__count__DRT-0120": 36, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__GRT-0243": 1, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 5, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00014789, + "detailedroute__global_route__fastroute__finalization_s": 0.00250184, + "detailedroute__global_route__fastroute__initial_rsmt_s": 5.898e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00182389, + "detailedroute__global_route__fastroute__new_route_l_s": 1.623e-05, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.9e-07, + "detailedroute__global_route__fastroute__route_l_s": 6.353e-05, + "detailedroute__global_route__fastroute__route_z_s": 1.016e-05, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 2.01e-05, + "detailedroute__global_route__vias": 112, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 137, + "detailedroute__route__drc_errors__iter__1": 13, + "detailedroute__route__drc_errors__iter__2": 4, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 8, + "detailedroute__route__drc_errors__iter__5": 0, + "detailedroute__route__net": 46087, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 265766, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 265766, + "detailedroute__route__wirelength": 1352107, + "detailedroute__route__wirelength__iter__0": 1352145, + "detailedroute__route__wirelength__iter__1": 1352110, + "detailedroute__route__wirelength__iter__2": 1352113, + "detailedroute__route__wirelength__iter__3": 1352107, + "detailedroute__route__wirelength__iter__4": 1352106, + "detailedroute__route__wirelength__iter__5": 1352107, + "detailedroute__utilizatin__before__dpl": 56.189, + "finish__clock__skew__hold": 0.0499009, + "finish__clock__skew__setup": 0.0499009, + "finish__cpu__total": 60.27, + "finish__design__core__area": 1216330.0, + "finish__design__die__area": 1228320.0, + "finish__design__instance__area": 683445, + "finish__design__instance__area__class__antenna_cell": 354.845, + "finish__design__instance__area__class__clock_buffer": 26073.1, + "finish__design__instance__area__class__clock_inverter": 9628.76, + "finish__design__instance__area__class__fill_cell": 532887, + "finish__design__instance__area__class__inverter": 3455.74, + "finish__design__instance__area__class__multi_input_combinational_cell": 416559, + "finish__design__instance__area__class__sequential_cell": 194465, + "finish__design__instance__area__class__tap_cell": 21023.8, + "finish__design__instance__area__class__timing_repair_buffer": 11885.7, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 683445, + "finish__design__instance__count": 122307, + "finish__design__instance__count__class__antenna_cell": 111, + "finish__design__instance__count__class__clock_buffer": 818, + "finish__design__instance__count__class__clock_inverter": 599, + "finish__design__instance__count__class__fill_cell": 72127, + "finish__design__instance__count__class__inverter": 718, + "finish__design__instance__count__class__multi_input_combinational_cell": 29026, + "finish__design__instance__count__class__sequential_cell": 4513, + "finish__design__instance__count__class__tap_cell": 13153, + "finish__design__instance__count__class__timing_repair_buffer": 1242, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 50180, + "finish__design__instance__utilization": 0.56189, + "finish__design__instance__utilization__stdcell": 0.56189, + "finish__design__io": 49, + "finish__design__nets": 46089, + "finish__design__rows": 331, + "finish__design__rows__unit": 331, + "finish__design__sites": 760969, + "finish__design__sites__unit": 760969, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79962, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00037862, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00428123, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00407723, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79572, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00407723, + "finish__elapsed_seconds": 46.62, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 1275268.0, + "finish__power__internal__total": 1.23126, + "finish__power__leakage__total": 1.11439e-05, + "finish__power__switching__total": 0.4667, + "finish__power__total": 1.69797, + "finish__runtime__total": "0:46.62", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 1, + "finish__timing__drv__max_cap_limit": -0.0150225, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 8, + "finish__timing__drv__max_slew_limit": -0.0334003, + "finish__timing__drv__setup_violation_count": 0, + "finish__timing__fmax": 257734000.0, + "finish__timing__fmax__clock__clk": 257734000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.186443, + "finish__timing__setup__tns": 0, + "finish__timing__setup__ws": 0.120024, + "finish__timing__wns_percent_delay": 2.763003, + "finish_merge__cpu__total": 3.52, + "finish_merge__elapsed_seconds": 3.86, + "finish_merge__mem__peak": 634124.0, + "finish_merge__runtime__total": "0:03.86", + "floorplan__cpu__total": 90.43, + "floorplan__design__core__area": 1216330.0, + "floorplan__design__die__area": 1228320.0, + "floorplan__design__instance__area": 614048, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 614048, + "floorplan__design__instance__count": 34258, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__setup_buffer": 0, + "floorplan__design__instance__count__stdcell": 34258, + "floorplan__design__instance__utilization": 0.504835, + "floorplan__design__instance__utilization__stdcell": 0.504835, + "floorplan__design__io": 47, + "floorplan__design__nets": 44093, + "floorplan__design__rows": 331, + "floorplan__design__rows__unit": 331, + "floorplan__design__sites": 760969, + "floorplan__design__sites__unit": 760969, + "floorplan__elapsed_seconds": 59.5, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 4, + "floorplan__flow__warnings__count__EST-0027": 1, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__count__RSZ-0062": 1, + "floorplan__flow__warnings__type_count": 4, + "floorplan__mem__peak": 325588.0, + "floorplan__power__internal__total": 1.21461, + "floorplan__power__leakage__total": 1.07193e-05, + "floorplan__power__switching__total": 0.292311, + "floorplan__power__total": 1.50693, + "floorplan__runtime__total": "0:59.50", + "floorplan__timing__fmax": 64090300.0, + "floorplan__timing__fmax__clock__clk": 64090300.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.179995, + "floorplan__timing__setup__tns": -22423.7, + "floorplan__timing__setup__ws": -11.603, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 954.3, + "globalplace__design__core__area": 1216330.0, + "globalplace__design__die__area": 1228320.0, + "globalplace__design__instance__area": 646989, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 646989, + "globalplace__design__instance__count": 48649, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 48649, + "globalplace__design__instance__utilization": 0.531918, + "globalplace__design__instance__utilization__stdcell": 0.531918, + "globalplace__design__io": 49, + "globalplace__design__nets": 45333, + "globalplace__design__rows": 331, + "globalplace__design__rows__unit": 331, + "globalplace__design__sites": 760969, + "globalplace__design__sites__unit": 760969, + "globalplace__elapsed_seconds": 85.07, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 688504.0, + "globalplace__power__internal__total": 1.1799, + "globalplace__power__leakage__total": 1.08961e-05, + "globalplace__power__switching__total": 0.418183, + "globalplace__power__total": 1.59809, + "globalplace__runtime__total": "1:25.07", + "globalplace__timing__fmax": 257682000.0, + "globalplace__timing__fmax__clock__clk": 257682000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.182161, + "globalplace__timing__setup__tns": 0, + "globalplace__timing__setup__ws": 0.119241, + "globalplace_io__cpu__total": 1.46, + "globalplace_io__elapsed_seconds": 1.62, + "globalplace_io__mem__peak": 248768.0, + "globalplace_io__runtime__total": "0:01.62", + "globalplace_skip_io__cpu__total": 129.0, + "globalplace_skip_io__elapsed_seconds": 7.24, + "globalplace_skip_io__mem__peak": 291984.0, + "globalplace_skip_io__runtime__total": "0:07.24", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 64, + "globalroute__clock__skew__hold": 0.0591434, + "globalroute__clock__skew__setup": 0.0591434, + "globalroute__cpu__total": 1132.84, + "globalroute__design__core__area": 1216330.0, + "globalroute__design__die__area": 1228320.0, + "globalroute__design__instance__area": 683295, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 683295, + "globalroute__design__instance__count": 50133, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 4, + "globalroute__design__instance__count__stdcell": 50133, + "globalroute__design__instance__displacement__max": 7.17, + "globalroute__design__instance__displacement__mean": 0.003, + "globalroute__design__instance__displacement__total": 170.4, + "globalroute__design__instance__utilization": 0.561767, + "globalroute__design__instance__utilization__stdcell": 0.561767, + "globalroute__design__io": 49, + "globalroute__design__nets": 46089, + "globalroute__design__rows": 331, + "globalroute__design__rows__unit": 331, + "globalroute__design__sites": 760969, + "globalroute__design__sites__unit": 760969, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 124680, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 92.2, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 104, + "globalroute__flow__warnings__count__DRT-0120": 12, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 78, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 7, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00267266, + "globalroute__global_route__fastroute__finalization_s": 0.0610764, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00166444, + "globalroute__global_route__fastroute__monotonic_s": 0.00686485, + "globalroute__global_route__fastroute__new_route_l_s": 0.000539639, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00670845, + "globalroute__global_route__fastroute__route_l_s": 0.000927838, + "globalroute__global_route__fastroute__route_z_s": 5.6639e-05, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 0.0006769, + "globalroute__global_route__vias": 4490, + "globalroute__global_route__wirelength": 2058933, + "globalroute__mem__peak": 1262448.0, + "globalroute__power__internal__total": 1.25985, + "globalroute__power__leakage__total": 1.11439e-05, + "globalroute__power__switching__total": 0.56167, + "globalroute__power__total": 1.82153, + "globalroute__route__net": 46084, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 1191980.0, + "globalroute__runtime__total": "1:32.20", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.0226001, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.0047059, + "globalroute__timing__drv__setup_violation_count": 21, + "globalroute__timing__fmax": 245799000.0, + "globalroute__timing__fmax__clock__clk": 245799000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.200248, + "globalroute__timing__setup__tns": -0.396093, + "globalroute__timing__setup__ws": -0.0683582, + "globalroute__utilizatin__before__dpl": 56.1767, + "placeopt__cpu__total": 27.96, + "placeopt__design__core__area": 1216330.0, + "placeopt__design__die__area": 1228320.0, + "placeopt__design__instance__area": 646989, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 646989, + "placeopt__design__instance__count": 48649, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 48649, + "placeopt__design__instance__utilization": 0.531918, + "placeopt__design__instance__utilization__stdcell": 0.531918, + "placeopt__design__io": 49, + "placeopt__design__nets": 45333, + "placeopt__design__rows": 331, + "placeopt__design__rows__unit": 331, + "placeopt__design__sites": 760969, + "placeopt__design__sites__unit": 760969, + "placeopt__elapsed_seconds": 17.98, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 375832.0, + "placeopt__power__internal__total": 1.1799, + "placeopt__power__leakage__total": 1.08961e-05, + "placeopt__power__switching__total": 0.418183, + "placeopt__power__total": 1.59809, + "placeopt__runtime__total": "0:17.98", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.0961915, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.106574, + "placeopt__timing__drv__setup_violation_count": 0, + "placeopt__timing__fmax": 257682000.0, + "placeopt__timing__fmax__clock__clk": 257682000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.182161, + "placeopt__timing__setup__tns": 0, + "placeopt__timing__setup__ws": 0.119241, + "run__flow__design": "jpeg", + "run__flow__generate_date": "2026-06-17 08:03", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hs", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "749ec88a-6619-495e-9f91-3c9551f35d99", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "40b3cb7ad1e2fe9ce2529dc0589875050f8c84bd", + "synth__cpu__total": 44.35, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 609734, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 609734, + "synth__design__instance__count": 33360, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 33360, + "synth__design__io": 47, + "synth__design__nets": 43195, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 42.63, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 2, + "synth__flow__warnings__count__ODB-0220": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 363244.0, + "synth__netlist__hash": "880351ea3088e4c7b144dd9fc8e137578c51f692", + "synth__runtime__total": "0:42.63", + "total_elapsed_seconds": 405.05, + "total_time": "0:06:45.050000" +} \ No newline at end of file diff --git a/flow/designs/sky130hs/riscv32i/metadata-base-ok.json b/flow/designs/sky130hs/riscv32i/metadata-base-ok.json new file mode 100644 index 0000000000..d46750d61e --- /dev/null +++ b/flow/designs/sky130hs/riscv32i/metadata-base-ok.json @@ -0,0 +1,526 @@ +{ + "constraints__clocks__count": 2, + "constraints__clocks__details": [ + "clk: 4.0000", + "vclk_clk: 4.0000" + ], + "cts__clock__skew__hold": 0.00881531, + "cts__clock__skew__setup": 0.00881531, + "cts__cpu__total": 79.97, + "cts__design__core__area": 140889, + "cts__design__die__area": 144807, + "cts__design__instance__area": 103191, + "cts__design__instance__area__cover": 0, + "cts__design__instance__area__macros": 0, + "cts__design__instance__area__padcells": 0, + "cts__design__instance__area__stdcell": 103191, + "cts__design__instance__count": 7391, + "cts__design__instance__count__cover": 0, + "cts__design__instance__count__hold_buffer": 0, + "cts__design__instance__count__macros": 0, + "cts__design__instance__count__padcells": 0, + "cts__design__instance__count__setup_buffer": 42, + "cts__design__instance__count__stdcell": 7391, + "cts__design__instance__displacement__max": 16.987, + "cts__design__instance__displacement__mean": 0.109, + "cts__design__instance__displacement__total": 808.211, + "cts__design__instance__utilization": 0.732426, + "cts__design__instance__utilization__stdcell": 0.732426, + "cts__design__io": 167, + "cts__design__nets": 5993, + "cts__design__rows": 112, + "cts__design__rows__unit": 112, + "cts__design__sites": 88144, + "cts__design__sites__unit": 88144, + "cts__design__violations": 0, + "cts__dpl__hpwl__delta": 763351, + "cts__dpl__hpwl__delta__percent": 0, + "cts__elapsed_seconds": 35.17, + "cts__flow__errors__count": 0, + "cts__flow__warnings__count": 2, + "cts__flow__warnings__count__ORD-0012": 1, + "cts__flow__warnings__count__RSZ-0062": 1, + "cts__flow__warnings__type_count": 2, + "cts__mem__peak": 223588.0, + "cts__power__internal__total": 0.0346616, + "cts__power__leakage__total": 1.91309e-06, + "cts__power__switching__total": 0.0126254, + "cts__power__total": 0.0472889, + "cts__route__wirelength__estimated": 215564, + "cts__runtime__total": "0:35.17", + "cts__timing__drv__hold_violation_count": 0, + "cts__timing__drv__max_cap": 0, + "cts__timing__drv__max_cap_limit": 0.0511752, + "cts__timing__drv__max_fanout": 0, + "cts__timing__drv__max_fanout_limit": 0, + "cts__timing__drv__max_slew": 0, + "cts__timing__drv__max_slew_limit": 0.0600993, + "cts__timing__drv__setup_violation_count": 89, + "cts__timing__fmax": 248674000.0, + "cts__timing__fmax__clock__clk": 248674000.0, + "cts__timing__hold__tns": 0, + "cts__timing__hold__ws": 0.360717, + "cts__timing__setup__tns": -0.87519, + "cts__timing__setup__ws": -0.103156, + "cts__utilizatin__before__dpl": 73.2426, + "design__io__hpwl": 32078429, + "design__violations": 0, + "detailedplace__cpu__total": 6.22, + "detailedplace__design__core__area": 140889, + "detailedplace__design__die__area": 144807, + "detailedplace__design__instance__area": 97852.4, + "detailedplace__design__instance__area__cover": 0, + "detailedplace__design__instance__area__macros": 0, + "detailedplace__design__instance__area__padcells": 0, + "detailedplace__design__instance__area__stdcell": 97852.4, + "detailedplace__design__instance__count": 7172, + "detailedplace__design__instance__count__cover": 0, + "detailedplace__design__instance__count__macros": 0, + "detailedplace__design__instance__count__padcells": 0, + "detailedplace__design__instance__count__stdcell": 7172, + "detailedplace__design__instance__displacement__max": 27.171, + "detailedplace__design__instance__displacement__mean": 2.39, + "detailedplace__design__instance__displacement__total": 17147.7, + "detailedplace__design__instance__utilization": 0.694534, + "detailedplace__design__instance__utilization__stdcell": 0.694534, + "detailedplace__design__io": 167, + "detailedplace__design__nets": 5853, + "detailedplace__design__rows": 112, + "detailedplace__design__rows__unit": 112, + "detailedplace__design__sites": 88144, + "detailedplace__design__sites__unit": 88144, + "detailedplace__design__violations": 0, + "detailedplace__dpl__hpwl__delta": 14840400.0, + "detailedplace__dpl__hpwl__delta__percent": 8, + "detailedplace__elapsed_seconds": 4.25, + "detailedplace__flow__errors__count": 0, + "detailedplace__flow__warnings__count": 1, + "detailedplace__flow__warnings__count__ORD-0012": 1, + "detailedplace__flow__warnings__type_count": 1, + "detailedplace__mem__peak": 203652.0, + "detailedplace__power__internal__total": 0.0282359, + "detailedplace__power__leakage__total": 1.87565e-06, + "detailedplace__power__switching__total": 0.00729112, + "detailedplace__power__total": 0.0355289, + "detailedplace__route__wirelength__estimated": 208505, + "detailedplace__runtime__total": "0:04.25", + "detailedplace__timing__drv__hold_violation_count": 0, + "detailedplace__timing__drv__max_cap": 0, + "detailedplace__timing__drv__max_cap_limit": 0.167367, + "detailedplace__timing__drv__max_fanout": 0, + "detailedplace__timing__drv__max_fanout_limit": 0, + "detailedplace__timing__drv__max_slew": 0, + "detailedplace__timing__drv__max_slew_limit": 0.058561, + "detailedplace__timing__drv__setup_violation_count": 729, + "detailedplace__timing__fmax": 219937000.0, + "detailedplace__timing__fmax__clock__clk": 219937000.0, + "detailedplace__timing__hold__tns": 0, + "detailedplace__timing__hold__ws": 0.356832, + "detailedplace__timing__setup__tns": -143.872, + "detailedplace__timing__setup__ws": -0.546752, + "detailedplace__utilizatin__before__dpl": 69.4534, + "detailedroute__antenna__violating__nets": 0, + "detailedroute__antenna__violating__pins": 0, + "detailedroute__antenna_diodes_count": 12, + "detailedroute__flow__errors__count": 0, + "detailedroute__flow__warnings__count": 12, + "detailedroute__flow__warnings__count__DRT-0349": 10, + "detailedroute__flow__warnings__count__ORD-0012": 1, + "detailedroute__flow__warnings__count__STA-0450": 1, + "detailedroute__flow__warnings__type_count": 3, + "detailedroute__global_route__fastroute__congestion_rsmt_s": 4.015e-05, + "detailedroute__global_route__fastroute__finalization_s": 6.13e-05, + "detailedroute__global_route__fastroute__initial_rsmt_s": 3.055e-05, + "detailedroute__global_route__fastroute__monotonic_s": 0.00264355, + "detailedroute__global_route__fastroute__new_route_l_s": 2.19e-06, + "detailedroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, + "detailedroute__global_route__fastroute__route_l_s": 5.19e-06, + "detailedroute__global_route__fastroute__route_z_s": 4e-07, + "detailedroute__global_route__fastroute__run_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_count": 0, + "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, + "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "detailedroute__global_route__fastroute__spiral_s": 5.83e-06, + "detailedroute__global_route__vias": 43, + "detailedroute__route__drc_errors": 0, + "detailedroute__route__drc_errors__iter__0": 31, + "detailedroute__route__drc_errors__iter__1": 6, + "detailedroute__route__drc_errors__iter__2": 3, + "detailedroute__route__drc_errors__iter__3": 0, + "detailedroute__route__drc_errors__iter__4": 14, + "detailedroute__route__drc_errors__iter__5": 8, + "detailedroute__route__drc_errors__iter__6": 8, + "detailedroute__route__drc_errors__iter__7": 0, + "detailedroute__route__net": 6017, + "detailedroute__route__net__special": 2, + "detailedroute__route__vias": 50223, + "detailedroute__route__vias__multicut": 0, + "detailedroute__route__vias__singlecut": 50223, + "detailedroute__route__wirelength": 301237, + "detailedroute__route__wirelength__iter__0": 301230, + "detailedroute__route__wirelength__iter__1": 301243, + "detailedroute__route__wirelength__iter__2": 301242, + "detailedroute__route__wirelength__iter__3": 301237, + "detailedroute__route__wirelength__iter__4": 301598, + "detailedroute__route__wirelength__iter__5": 301594, + "detailedroute__route__wirelength__iter__6": 301594, + "detailedroute__route__wirelength__iter__7": 301599, + "detailedroute__utilizatin__before__dpl": 74.0765, + "finish__clock__skew__hold": 0.0256936, + "finish__clock__skew__setup": 0.0256936, + "finish__cpu__total": 13.69, + "finish__design__core__area": 140889, + "finish__design__die__area": 144807, + "finish__design__instance__area": 104366, + "finish__design__instance__area__class__antenna_cell": 41.5584, + "finish__design__instance__area__class__clock_buffer": 3708.29, + "finish__design__instance__area__class__clock_inverter": 765.634, + "finish__design__instance__area__class__fill_cell": 36523.4, + "finish__design__instance__area__class__inverter": 453.946, + "finish__design__instance__area__class__multi_input_combinational_cell": 43294.3, + "finish__design__instance__area__class__sequential_cell": 45369, + "finish__design__instance__area__class__tap_cell": 2459.94, + "finish__design__instance__area__class__timing_repair_buffer": 8273.32, + "finish__design__instance__area__cover": 0, + "finish__design__instance__area__macros": 0, + "finish__design__instance__area__padcells": 0, + "finish__design__instance__area__stdcell": 104366, + "finish__design__instance__count": 14403, + "finish__design__instance__count__class__antenna_cell": 13, + "finish__design__instance__count__class__clock_buffer": 116, + "finish__design__instance__count__class__clock_inverter": 61, + "finish__design__instance__count__class__fill_cell": 6973, + "finish__design__instance__count__class__inverter": 92, + "finish__design__instance__count__class__multi_input_combinational_cell": 3683, + "finish__design__instance__count__class__sequential_cell": 1056, + "finish__design__instance__count__class__tap_cell": 1539, + "finish__design__instance__count__class__timing_repair_buffer": 870, + "finish__design__instance__count__cover": 0, + "finish__design__instance__count__macros": 0, + "finish__design__instance__count__padcells": 0, + "finish__design__instance__count__stdcell": 7430, + "finish__design__instance__utilization": 0.740765, + "finish__design__instance__utilization__stdcell": 0.740765, + "finish__design__io": 167, + "finish__design__nets": 6019, + "finish__design__rows": 112, + "finish__design__rows__unit": 112, + "finish__design__sites": 88144, + "finish__design__sites__unit": 88144, + "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79989, + "finish__design_powergrid__drop__average__net__VSS__corner__default": 9.17478e-05, + "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000672359, + "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000437558, + "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79933, + "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000437558, + "finish__elapsed_seconds": 8.47, + "finish__flow__errors__count": 0, + "finish__flow__warnings__count": 5, + "finish__flow__warnings__count__GUI-0066": 2, + "finish__flow__warnings__count__GUI-0076": 1, + "finish__flow__warnings__count__ORD-0012": 1, + "finish__flow__warnings__count__STA-0450": 1, + "finish__flow__warnings__type_count": 4, + "finish__mem__peak": 385152.0, + "finish__power__internal__total": 0.0353654, + "finish__power__leakage__total": 1.91756e-06, + "finish__power__switching__total": 0.0142222, + "finish__power__total": 0.0495896, + "finish__runtime__total": "0:08.47", + "finish__timing__drv__hold_violation_count": 0, + "finish__timing__drv__max_cap": 0, + "finish__timing__drv__max_cap_limit": 0.553923, + "finish__timing__drv__max_fanout": 0, + "finish__timing__drv__max_fanout_limit": 0, + "finish__timing__drv__max_slew": 0, + "finish__timing__drv__max_slew_limit": 0.211368, + "finish__timing__drv__setup_violation_count": 855, + "finish__timing__fmax": 229995000.0, + "finish__timing__fmax__clock__clk": 229995000.0, + "finish__timing__hold__tns": 0, + "finish__timing__hold__ws": 0.366294, + "finish__timing__setup__tns": -145.136, + "finish__timing__setup__ws": -0.371412, + "finish__timing__wns_percent_delay": -9.201268, + "finish_merge__cpu__total": 1.75, + "finish_merge__elapsed_seconds": 1.97, + "finish_merge__mem__peak": 471208.0, + "finish_merge__runtime__total": "0:01.97", + "floorplan__cpu__total": 3.25, + "floorplan__design__core__area": 140889, + "floorplan__design__die__area": 144807, + "floorplan__design__instance__area": 86513.4, + "floorplan__design__instance__area__cover": 0, + "floorplan__design__instance__area__macros": 0, + "floorplan__design__instance__area__padcells": 0, + "floorplan__design__instance__area__stdcell": 86513.4, + "floorplan__design__instance__count": 4740, + "floorplan__design__instance__count__cover": 0, + "floorplan__design__instance__count__macros": 0, + "floorplan__design__instance__count__padcells": 0, + "floorplan__design__instance__count__stdcell": 4740, + "floorplan__design__instance__count__swapped_arithmetic_operator": 1, + "floorplan__design__instance__utilization": 0.614052, + "floorplan__design__instance__utilization__stdcell": 0.614052, + "floorplan__design__io": 165, + "floorplan__design__nets": 4971, + "floorplan__design__rows": 112, + "floorplan__design__rows__unit": 112, + "floorplan__design__sites": 88144, + "floorplan__design__sites__unit": 88144, + "floorplan__elapsed_seconds": 2.32, + "floorplan__flow__errors__count": 0, + "floorplan__flow__warnings__count": 2, + "floorplan__flow__warnings__count__IFP-0028": 1, + "floorplan__flow__warnings__count__ORD-0012": 1, + "floorplan__flow__warnings__type_count": 2, + "floorplan__mem__peak": 179020.0, + "floorplan__power__internal__total": 0.0273446, + "floorplan__power__leakage__total": 1.75244e-06, + "floorplan__power__switching__total": 0.00323034, + "floorplan__power__total": 0.0305767, + "floorplan__runtime__total": "0:02.32", + "floorplan__timing__fmax": 162098000.0, + "floorplan__timing__fmax__clock__clk": 162098000.0, + "floorplan__timing__hold__tns": 0, + "floorplan__timing__hold__ws": 0.314629, + "floorplan__timing__setup__tns": -1715.37, + "floorplan__timing__setup__ws": -2.1691, + "flow__errors__count": 0, + "flow__warnings__count": 1, + "flow__warnings__count__ORD-0012": 1, + "flow__warnings__count__STA-0450": 1, + "flow__warnings__type_count": 1, + "globalplace__cpu__total": 129.56, + "globalplace__design__core__area": 140889, + "globalplace__design__die__area": 144807, + "globalplace__design__instance__area": 97508.8, + "globalplace__design__instance__area__cover": 0, + "globalplace__design__instance__area__macros": 0, + "globalplace__design__instance__area__padcells": 0, + "globalplace__design__instance__area__stdcell": 97508.8, + "globalplace__design__instance__count": 7095, + "globalplace__design__instance__count__cover": 0, + "globalplace__design__instance__count__macros": 0, + "globalplace__design__instance__count__padcells": 0, + "globalplace__design__instance__count__stdcell": 7095, + "globalplace__design__instance__utilization": 0.692095, + "globalplace__design__instance__utilization__stdcell": 0.692095, + "globalplace__design__io": 167, + "globalplace__design__nets": 5789, + "globalplace__design__rows": 112, + "globalplace__design__rows__unit": 112, + "globalplace__design__sites": 88144, + "globalplace__design__sites__unit": 88144, + "globalplace__elapsed_seconds": 13.08, + "globalplace__flow__errors__count": 0, + "globalplace__flow__warnings__count": 2, + "globalplace__flow__warnings__count__GRT-0281": 1, + "globalplace__flow__warnings__count__ORD-0012": 1, + "globalplace__flow__warnings__type_count": 2, + "globalplace__mem__peak": 337600.0, + "globalplace__power__internal__total": 0.0281077, + "globalplace__power__leakage__total": 1.87587e-06, + "globalplace__power__switching__total": 0.00725165, + "globalplace__power__total": 0.0353612, + "globalplace__runtime__total": "0:13.08", + "globalplace__timing__fmax": 234407000.0, + "globalplace__timing__fmax__clock__clk": 234407000.0, + "globalplace__timing__hold__tns": 0, + "globalplace__timing__hold__ws": 0.363986, + "globalplace__timing__setup__tns": -11.6751, + "globalplace__timing__setup__ws": -0.470109, + "globalplace_io__cpu__total": 1.24, + "globalplace_io__elapsed_seconds": 1.34, + "globalplace_io__mem__peak": 163792.0, + "globalplace_io__runtime__total": "0:01.34", + "globalplace_skip_io__cpu__total": 27.84, + "globalplace_skip_io__elapsed_seconds": 2.25, + "globalplace_skip_io__mem__peak": 171420.0, + "globalplace_skip_io__runtime__total": "0:02.25", + "globalroute__antenna__violating__nets": 0, + "globalroute__antenna__violating__pins": 0, + "globalroute__antenna_diodes_count": 1, + "globalroute__clock__skew__hold": 0.0199651, + "globalroute__clock__skew__setup": 0.0199651, + "globalroute__cpu__total": 1061.57, + "globalroute__design__core__area": 140889, + "globalroute__design__die__area": 144807, + "globalroute__design__instance__area": 104328, + "globalroute__design__instance__area__cover": 0, + "globalroute__design__instance__area__macros": 0, + "globalroute__design__instance__area__padcells": 0, + "globalroute__design__instance__area__stdcell": 104328, + "globalroute__design__instance__count": 7418, + "globalroute__design__instance__count__cover": 0, + "globalroute__design__instance__count__hold_buffer": 0, + "globalroute__design__instance__count__macros": 0, + "globalroute__design__instance__count__padcells": 0, + "globalroute__design__instance__count__setup_buffer": 14, + "globalroute__design__instance__count__stdcell": 7418, + "globalroute__design__instance__displacement__max": 14.76, + "globalroute__design__instance__displacement__mean": 0.122, + "globalroute__design__instance__displacement__total": 909.42, + "globalroute__design__instance__utilization": 0.740493, + "globalroute__design__instance__utilization__stdcell": 0.740493, + "globalroute__design__io": 167, + "globalroute__design__nets": 6019, + "globalroute__design__rows": 112, + "globalroute__design__rows__unit": 112, + "globalroute__design__sites": 88144, + "globalroute__design__sites__unit": 88144, + "globalroute__design__violations": 0, + "globalroute__dpl__hpwl__delta": 844652, + "globalroute__dpl__hpwl__delta__percent": 0, + "globalroute__elapsed_seconds": 176.01, + "globalroute__flow__errors__count": 0, + "globalroute__flow__warnings__count": 53, + "globalroute__flow__warnings__count__DRT-0349": 10, + "globalroute__flow__warnings__count__FLW-0010": 1, + "globalroute__flow__warnings__count__ORD-0012": 1, + "globalroute__flow__warnings__count__RSZ-0062": 1, + "globalroute__flow__warnings__count__RSZ-0104": 39, + "globalroute__flow__warnings__count__STA-0450": 1, + "globalroute__flow__warnings__type_count": 6, + "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0003619, + "globalroute__global_route__fastroute__finalization_s": 0.00859296, + "globalroute__global_route__fastroute__initial_rsmt_s": 0.00026669, + "globalroute__global_route__fastroute__monotonic_s": 0.00286081, + "globalroute__global_route__fastroute__new_route_l_s": 5.445e-05, + "globalroute__global_route__fastroute__overflow_iterations_s": 0.00081571, + "globalroute__global_route__fastroute__route_l_s": 8.055e-05, + "globalroute__global_route__fastroute__route_z_s": 2.52e-06, + "globalroute__global_route__fastroute__run_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_count": 0, + "globalroute__global_route__fastroute__snapshot_batch_nets": 0, + "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, + "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, + "globalroute__global_route__fastroute__spiral_s": 7.2781e-05, + "globalroute__global_route__vias": 602, + "globalroute__global_route__wirelength": 426160, + "globalroute__mem__peak": 477940.0, + "globalroute__power__internal__total": 0.0354456, + "globalroute__power__leakage__total": 1.91756e-06, + "globalroute__power__switching__total": 0.0156675, + "globalroute__power__total": 0.051115, + "globalroute__route__net": 5991, + "globalroute__route__net__special": 2, + "globalroute__route__wirelength__estimated": 218134, + "globalroute__runtime__total": "2:56.01", + "globalroute__timing__clock__slack": "N/A", + "globalroute__timing__drv__hold_violation_count": 0, + "globalroute__timing__drv__max_cap": 0, + "globalroute__timing__drv__max_cap_limit": 0.193683, + "globalroute__timing__drv__max_fanout": 0, + "globalroute__timing__drv__max_fanout_limit": 0, + "globalroute__timing__drv__max_slew": 0, + "globalroute__timing__drv__max_slew_limit": 0.195702, + "globalroute__timing__drv__setup_violation_count": 1053, + "globalroute__timing__fmax": 224263000.0, + "globalroute__timing__fmax__clock__clk": 224263000.0, + "globalroute__timing__hold__tns": 0, + "globalroute__timing__hold__ws": 0.392306, + "globalroute__timing__setup__tns": -290.286, + "globalroute__timing__setup__ws": -0.495169, + "globalroute__utilizatin__before__dpl": 74.0493, + "placeopt__cpu__total": 36.14, + "placeopt__design__core__area": 140889, + "placeopt__design__die__area": 144807, + "placeopt__design__instance__area": 97852.4, + "placeopt__design__instance__area__cover": 0, + "placeopt__design__instance__area__macros": 0, + "placeopt__design__instance__area__padcells": 0, + "placeopt__design__instance__area__stdcell": 97852.4, + "placeopt__design__instance__count": 7172, + "placeopt__design__instance__count__cover": 0, + "placeopt__design__instance__count__macros": 0, + "placeopt__design__instance__count__padcells": 0, + "placeopt__design__instance__count__stdcell": 7172, + "placeopt__design__instance__count__swapped_arithmetic_operator": 1, + "placeopt__design__instance__utilization": 0.694534, + "placeopt__design__instance__utilization__stdcell": 0.694534, + "placeopt__design__io": 167, + "placeopt__design__nets": 5853, + "placeopt__design__rows": 112, + "placeopt__design__rows__unit": 112, + "placeopt__design__sites": 88144, + "placeopt__design__sites__unit": 88144, + "placeopt__elapsed_seconds": 5.76, + "placeopt__flow__errors__count": 0, + "placeopt__flow__warnings__count": 1, + "placeopt__flow__warnings__count__ORD-0012": 1, + "placeopt__flow__warnings__type_count": 1, + "placeopt__mem__peak": 213452.0, + "placeopt__power__internal__total": 0.028245, + "placeopt__power__leakage__total": 1.87565e-06, + "placeopt__power__switching__total": 0.007448, + "placeopt__power__total": 0.0356949, + "placeopt__runtime__total": "0:05.76", + "placeopt__timing__drv__floating__nets": 0, + "placeopt__timing__drv__floating__pins": 0, + "placeopt__timing__drv__hold_violation_count": 0, + "placeopt__timing__drv__max_cap": 0, + "placeopt__timing__drv__max_cap_limit": 0.164333, + "placeopt__timing__drv__max_fanout": 0, + "placeopt__timing__drv__max_fanout_limit": 0, + "placeopt__timing__drv__max_slew": 0, + "placeopt__timing__drv__max_slew_limit": 0.165429, + "placeopt__timing__drv__setup_violation_count": 164, + "placeopt__timing__fmax": 234407000.0, + "placeopt__timing__fmax__clock__clk": 234407000.0, + "placeopt__timing__hold__tns": 0, + "placeopt__timing__hold__ws": 0.363986, + "placeopt__timing__setup__tns": -21.735, + "placeopt__timing__setup__ws": -0.470109, + "run__flow__design": "riscv32i", + "run__flow__generate_date": "2026-06-17 07:57", + "run__flow__metrics_version": "Metrics_2.1.2", + "run__flow__openroad_commit": "N/A", + "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__platform": "sky130hs", + "run__flow__platform__capacitance_units": "1pF", + "run__flow__platform__current_units": "1mA", + "run__flow__platform__distance_units": "1um", + "run__flow__platform__power_units": "1nW", + "run__flow__platform__resistance_units": "1kohm", + "run__flow__platform__time_units": "1ns", + "run__flow__platform__voltage_units": "1v", + "run__flow__platform_commit": "not a git repo", + "run__flow__scripts_commit": "not a git repo", + "run__flow__uuid": "2d50f215-739b-442f-810d-57f5deab3763", + "run__flow__variant": "base", + "synth__canonical_netlist__hash": "273662d104096310ba4afc2a191b4373ab7eb904", + "synth__cpu__total": 16.36, + "synth__design__core__area": 0, + "synth__design__die__area": 0, + "synth__design__instance__area": 85973.1, + "synth__design__instance__area__cover": 0, + "synth__design__instance__area__macros": 0, + "synth__design__instance__area__padcells": 0, + "synth__design__instance__area__stdcell": 85973.1, + "synth__design__instance__count": 4613, + "synth__design__instance__count__cover": 0, + "synth__design__instance__count__macros": 0, + "synth__design__instance__count__padcells": 0, + "synth__design__instance__count__stdcell": 4613, + "synth__design__io": 165, + "synth__design__nets": 4858, + "synth__design__rows": 0, + "synth__design__sites": 0, + "synth__elapsed_seconds": 17.6, + "synth__flow__errors__count": 0, + "synth__flow__warnings__count": 2, + "synth__flow__warnings__count__ODB-0220": 1, + "synth__flow__warnings__count__ORD-0011": 1, + "synth__flow__warnings__type_count": 2, + "synth__mem__peak": 156096.0, + "synth__netlist__hash": "89554444c1f246278248d514be446059b8dad49c", + "synth__runtime__total": "0:17.60", + "total_elapsed_seconds": 268.22, + "total_time": "0:04:28.220000" +} \ No newline at end of file From 49a4304fb7754628179f42dca33cb7e1571633b3 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Wed, 17 Jun 2026 18:34:56 +0900 Subject: [PATCH 7/9] test: Rebase public flow rules Revert the deprecated metadata-base-ok.json updates from the previous metric rebase. Update rules-base.json for the public PR-4294 merge run using the reported metrics so the public metric checks match the virtual IO clock constraints. Signed-off-by: Jaehyun Kim --- .../asap7/aes-block/metadata-base-ok.json | 490 -------------- flow/designs/asap7/aes-block/rules-base.json | 28 +- .../asap7/aes-mbff/metadata-base-ok.json | 510 --------------- flow/designs/asap7/aes-mbff/rules-base.json | 26 +- flow/designs/asap7/aes/metadata-base-ok.json | 508 --------------- flow/designs/asap7/aes/rules-base.json | 26 +- .../asap7/ethmac/metadata-base-ok.json | 526 --------------- flow/designs/asap7/ethmac/rules-base.json | 26 +- .../asap7/ethmac_lvt/metadata-base-ok.json | 524 --------------- flow/designs/asap7/ethmac_lvt/rules-base.json | 28 +- .../riscv32i-mock-sram/metadata-base-ok.json | 527 --------------- .../asap7/riscv32i-mock-sram/rules-base.json | 24 +- .../asap7/riscv32i/metadata-base-ok.json | 530 --------------- flow/designs/asap7/riscv32i/rules-base.json | 22 +- flow/designs/asap7/uart/metadata-base-ok.json | 496 -------------- flow/designs/asap7/uart/rules-base.json | 24 +- .../gf180/aes-hybrid/metadata-base-ok.json | 536 ---------------- flow/designs/gf180/aes-hybrid/rules-base.json | 22 +- flow/designs/gf180/aes/metadata-base-ok.json | 510 --------------- flow/designs/gf180/aes/rules-base.json | 26 +- flow/designs/gf180/ibex/metadata-base-ok.json | 534 ---------------- flow/designs/gf180/ibex/rules-base.json | 32 +- flow/designs/gf180/jpeg/metadata-base-ok.json | 524 --------------- flow/designs/gf180/jpeg/rules-base.json | 10 +- .../gf180/riscv32i/metadata-base-ok.json | 533 --------------- flow/designs/gf180/riscv32i/rules-base.json | 26 +- .../gf180/uart-blocks/metadata-base-ok.json | 494 -------------- .../designs/gf180/uart-blocks/rules-base.json | 14 +- .../ihp-sg13g2/aes/metadata-base-ok.json | 516 --------------- flow/designs/ihp-sg13g2/aes/rules-base.json | 14 +- .../i2c-gpio-expander/metadata-base-ok.json | 605 +++++++----------- .../i2c-gpio-expander/rules-base.json | 16 +- .../ihp-sg13g2/ibex/metadata-base-ok.json | 590 ----------------- flow/designs/ihp-sg13g2/ibex/rules-base.json | 16 +- .../ihp-sg13g2/jpeg/metadata-base-ok.json | 505 --------------- flow/designs/ihp-sg13g2/jpeg/rules-base.json | 22 +- .../ihp-sg13g2/riscv32i/metadata-base-ok.json | 514 --------------- .../ihp-sg13g2/riscv32i/rules-base.json | 20 +- .../nangate45/aes/metadata-base-ok.json | 485 -------------- flow/designs/nangate45/aes/rules-base.json | 22 +- .../nangate45/ariane133/metadata-base-ok.json | 526 --------------- .../nangate45/ariane133/rules-base.json | 28 +- .../nangate45/ariane136/metadata-base-ok.json | 510 --------------- .../nangate45/ariane136/rules-base.json | 26 +- .../nangate45/ibex/metadata-base-ok.json | 495 -------------- flow/designs/nangate45/ibex/rules-base.json | 18 +- .../nangate45/jpeg/metadata-base-ok.json | 496 -------------- flow/designs/nangate45/jpeg/rules-base.json | 24 +- .../nangate45/swerv/metadata-base-ok.json | 521 --------------- flow/designs/nangate45/swerv/rules-base.json | 26 +- .../swerv_wrapper/metadata-base-ok.json | 507 --------------- .../nangate45/swerv_wrapper/rules-base.json | 30 +- .../sky130hd/aes/metadata-base-ok.json | 541 ---------------- flow/designs/sky130hd/aes/rules-base.json | 26 +- .../sky130hd/chameleon/metadata-base-ok.json | 523 --------------- .../sky130hd/chameleon/rules-base.json | 28 +- .../sky130hd/gcd/metadata-base-ok.json | 499 --------------- flow/designs/sky130hd/gcd/rules-base.json | 24 +- .../sky130hd/jpeg/metadata-base-ok.json | 517 --------------- flow/designs/sky130hd/jpeg/rules-base.json | 26 +- .../sky130hd/microwatt/metadata-base-ok.json | 557 ---------------- .../sky130hd/microwatt/rules-base.json | 38 +- .../sky130hd/riscv32i/metadata-base-ok.json | 509 --------------- .../designs/sky130hd/riscv32i/rules-base.json | 26 +- .../sky130hs/aes/metadata-base-ok.json | 525 --------------- flow/designs/sky130hs/aes/rules-base.json | 22 +- .../sky130hs/jpeg/metadata-base-ok.json | 525 --------------- flow/designs/sky130hs/jpeg/rules-base.json | 18 +- .../sky130hs/riscv32i/metadata-base-ok.json | 526 --------------- .../designs/sky130hs/riscv32i/rules-base.json | 26 +- 70 files changed, 659 insertions(+), 18405 deletions(-) delete mode 100644 flow/designs/asap7/aes-block/metadata-base-ok.json delete mode 100644 flow/designs/asap7/aes-mbff/metadata-base-ok.json delete mode 100644 flow/designs/asap7/aes/metadata-base-ok.json delete mode 100644 flow/designs/asap7/ethmac/metadata-base-ok.json delete mode 100644 flow/designs/asap7/ethmac_lvt/metadata-base-ok.json delete mode 100644 flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json delete mode 100644 flow/designs/asap7/riscv32i/metadata-base-ok.json delete mode 100644 flow/designs/asap7/uart/metadata-base-ok.json delete mode 100644 flow/designs/gf180/aes-hybrid/metadata-base-ok.json delete mode 100644 flow/designs/gf180/aes/metadata-base-ok.json delete mode 100644 flow/designs/gf180/ibex/metadata-base-ok.json delete mode 100644 flow/designs/gf180/jpeg/metadata-base-ok.json delete mode 100644 flow/designs/gf180/riscv32i/metadata-base-ok.json delete mode 100644 flow/designs/gf180/uart-blocks/metadata-base-ok.json delete mode 100644 flow/designs/ihp-sg13g2/aes/metadata-base-ok.json delete mode 100644 flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json delete mode 100644 flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json delete mode 100644 flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/aes/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/ariane133/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/ariane136/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/ibex/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/jpeg/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/swerv/metadata-base-ok.json delete mode 100644 flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/aes/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/chameleon/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/gcd/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/jpeg/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/microwatt/metadata-base-ok.json delete mode 100644 flow/designs/sky130hd/riscv32i/metadata-base-ok.json delete mode 100644 flow/designs/sky130hs/aes/metadata-base-ok.json delete mode 100644 flow/designs/sky130hs/jpeg/metadata-base-ok.json delete mode 100644 flow/designs/sky130hs/riscv32i/metadata-base-ok.json diff --git a/flow/designs/asap7/aes-block/metadata-base-ok.json b/flow/designs/asap7/aes-block/metadata-base-ok.json deleted file mode 100644 index 9dfc8b8e2b..0000000000 --- a/flow/designs/asap7/aes-block/metadata-base-ok.json +++ /dev/null @@ -1,490 +0,0 @@ -{ - "constraints__clocks__count": 1, - "constraints__clocks__details": [ - "clk: 450.0000" - ], - "cts__clock__skew__hold": 42.6669, - "cts__clock__skew__setup": 33.8942, - "cts__cpu__total": 11.39, - "cts__design__core__area": 12028.4, - "cts__design__die__area": 12950.7, - "cts__design__instance__area": 5868.06, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 5118.21, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 749.849, - "cts__design__instance__count": 9051, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 21, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 92, - "cts__design__instance__count__stdcell": 9030, - "cts__design__instance__displacement__max": 1.069, - "cts__design__instance__displacement__mean": 0.007, - "cts__design__instance__displacement__total": 65.406, - "cts__design__instance__utilization": 0.487851, - "cts__design__instance__utilization__stdcell": 0.108514, - "cts__design__io": 390, - "cts__design__nets": 5419, - "cts__design__rows": 1955, - "cts__design__rows__asap7sc7p5t": 1955, - "cts__design__sites": 259686, - "cts__design__sites__asap7sc7p5t": 259686, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 52213, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 9.28, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 292552.0, - "cts__power__internal__total": 0.00505735, - "cts__power__leakage__total": 4.63352e-07, - "cts__power__switching__total": 0.00315226, - "cts__power__total": 0.00821007, - "cts__route__wirelength__estimated": 41961.8, - "cts__runtime__total": "0:09.28", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.723229, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.570071, - "cts__timing__drv__setup_violation_count": 127, - "cts__timing__fmax": 1954640000.0, - "cts__timing__fmax__clock__clk": 1954640000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 44.4465, - "cts__timing__setup__tns": -4225.52, - "cts__timing__setup__ws": -61.6031, - "cts__utilizatin__before__dpl": 48.7851, - "design__io__hpwl": 17106376, - "design__violations": 0, - "detailedplace__cpu__total": 3.66, - "detailedplace__design__core__area": 12028.4, - "detailedplace__design__die__area": 12950.7, - "detailedplace__design__instance__area": 5830.5, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 5118.21, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 712.291, - "detailedplace__design__instance__count": 8903, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 21, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 8882, - "detailedplace__design__instance__displacement__max": 8.919, - "detailedplace__design__instance__displacement__mean": 0.182, - "detailedplace__design__instance__displacement__total": 1621.72, - "detailedplace__design__instance__utilization": 0.484729, - "detailedplace__design__instance__utilization__stdcell": 0.103079, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 5299, - "detailedplace__design__rows": 1955, - "detailedplace__design__rows__asap7sc7p5t": 1955, - "detailedplace__design__sites": 259686, - "detailedplace__design__sites__asap7sc7p5t": 259686, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 1057470.0, - "detailedplace__dpl__hpwl__delta__percent": 3, - "detailedplace__elapsed_seconds": 2.96, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 272812.0, - "detailedplace__power__internal__total": 0.00370075, - "detailedplace__power__leakage__total": 4.22365e-07, - "detailedplace__power__switching__total": 0.00221716, - "detailedplace__power__total": 0.00591834, - "detailedplace__route__wirelength__estimated": 41404.7, - "detailedplace__runtime__total": "0:02.96", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.721894, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.57005, - "detailedplace__timing__drv__setup_violation_count": 131, - "detailedplace__timing__fmax": 1806340000.0, - "detailedplace__timing__fmax__clock__clk": 1806340000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 46.0607, - "detailedplace__timing__setup__tns": -6419.05, - "detailedplace__timing__setup__ws": -103.605, - "detailedplace__utilizatin__before__dpl": 48.4729, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 11, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 463, - "detailedroute__route__drc_errors__iter__1": 28, - "detailedroute__route__drc_errors__iter__2": 8, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__net": 5428, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 42366, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 42366, - "detailedroute__route__wirelength": 43705, - "detailedroute__route__wirelength__iter__0": 43877, - "detailedroute__route__wirelength__iter__1": 43718, - "detailedroute__route__wirelength__iter__2": 43706, - "detailedroute__route__wirelength__iter__3": 43705, - "finish__clock__skew__hold": 40.3279, - "finish__clock__skew__setup": 32.5037, - "finish__cpu__total": 6.32, - "finish__design__core__area": 12028.4, - "finish__design__die__area": 12950.7, - "finish__design__instance__area": 5869.43, - "finish__design__instance__area__class__clock_buffer": 20.3683, - "finish__design__instance__area__class__clock_inverter": 4.09698, - "finish__design__instance__area__class__fill_cell": 3035, - "finish__design__instance__area__class__inverter": 33.4757, - "finish__design__instance__area__class__macro": 5118.21, - "finish__design__instance__area__class__multi_input_combinational_cell": 345.211, - "finish__design__instance__area__class__sequential_cell": 151.151, - "finish__design__instance__area__class__tap_cell": 117.719, - "finish__design__instance__area__class__timing_repair_buffer": 79.1986, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 5118.21, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 751.22, - "finish__design__instance__count": 25931, - "finish__design__instance__count__class__clock_buffer": 51, - "finish__design__instance__count__class__clock_inverter": 17, - "finish__design__instance__count__class__fill_cell": 16869, - "finish__design__instance__count__class__inverter": 749, - "finish__design__instance__count__class__macro": 21, - "finish__design__instance__count__class__multi_input_combinational_cell": 2810, - "finish__design__instance__count__class__sequential_cell": 518, - "finish__design__instance__count__class__tap_cell": 4037, - "finish__design__instance__count__class__timing_repair_buffer": 859, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 21, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 9041, - "finish__design__instance__utilization": 0.487965, - "finish__design__instance__utilization__stdcell": 0.108712, - "finish__design__io": 390, - "finish__design__nets": 5430, - "finish__design__rows": 1955, - "finish__design__rows__asap7sc7p5t": 1955, - "finish__design__sites": 259686, - "finish__design__sites__asap7sc7p5t": 259686, - "finish__elapsed_seconds": 5.03, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 12, - "finish__flow__warnings__count__GUI-0066": 1, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 349660.0, - "finish__power__internal__total": 0.00503799, - "finish__power__leakage__total": 4.65198e-07, - "finish__power__switching__total": 0.00275614, - "finish__power__total": 0.0077946, - "finish__runtime__total": "0:05.03", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.798006, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.267804, - "finish__timing__drv__setup_violation_count": 108, - "finish__timing__fmax": 2065790000.0, - "finish__timing__fmax__clock__clk": 2065790000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 46.7017, - "finish__timing__setup__tns": -1429.49, - "finish__timing__setup__ws": -34.0775, - "finish__timing__wns_percent_delay": -5.993515, - "finish_merge__cpu__total": 1.74, - "finish_merge__elapsed_seconds": 2.02, - "finish_merge__mem__peak": 476800.0, - "finish_merge__runtime__total": "0:02.02", - "floorplan__cpu__total": 1.78, - "floorplan__design__core__area": 12028.4, - "floorplan__design__die__area": 12950.7, - "floorplan__design__instance__area": 5666.51, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 5118.21, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 548.295, - "floorplan__design__instance__count": 4294, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 21, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 4273, - "floorplan__design__instance__utilization": 0.471095, - "floorplan__design__instance__utilization__stdcell": 0.0793461, - "floorplan__design__io": 388, - "floorplan__design__nets": 4725, - "floorplan__design__rows": 406, - "floorplan__design__rows__asap7sc7p5t": 406, - "floorplan__design__sites": 824992, - "floorplan__design__sites__asap7sc7p5t": 824992, - "floorplan__elapsed_seconds": 1.73, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 12, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 233872.0, - "floorplan__power__internal__total": 0.00344866, - "floorplan__power__leakage__total": 3.8272e-07, - "floorplan__power__switching__total": 0.000925931, - "floorplan__power__total": 0.00437497, - "floorplan__runtime__total": "0:01.73", - "floorplan__timing__fmax": 2269810000.0, - "floorplan__timing__fmax__clock__clk": 2269810000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 43.3923, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 9.4352, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__PDN-0110": 11, - "flow__warnings__count__PDN-0195": 67, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 51.33, - "globalplace__design__core__area": 12028.4, - "globalplace__design__die__area": 12950.7, - "globalplace__design__instance__area": 5830.5, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 5118.21, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 712.291, - "globalplace__design__instance__count": 8903, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 21, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 8882, - "globalplace__design__instance__utilization": 0.484729, - "globalplace__design__instance__utilization__stdcell": 0.103079, - "globalplace__design__io": 390, - "globalplace__design__nets": 5299, - "globalplace__design__rows": 1955, - "globalplace__design__rows__asap7sc7p5t": 1955, - "globalplace__design__sites": 259686, - "globalplace__design__sites__asap7sc7p5t": 259686, - "globalplace__elapsed_seconds": 6.25, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 10, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 462452.0, - "globalplace__power__internal__total": 0.00370089, - "globalplace__power__leakage__total": 4.22365e-07, - "globalplace__power__switching__total": 0.00221386, - "globalplace__power__total": 0.00591518, - "globalplace__runtime__total": "0:06.25", - "globalplace__timing__fmax": 1812580000.0, - "globalplace__timing__fmax__clock__clk": 1812580000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 46.5328, - "globalplace__timing__setup__tns": -6540.95, - "globalplace__timing__setup__ws": -101.699, - "globalplace_io__cpu__total": 1.41, - "globalplace_io__elapsed_seconds": 1.5, - "globalplace_io__mem__peak": 215272.0, - "globalplace_io__runtime__total": "0:01.50", - "globalplace_skip_io__cpu__total": 45.0, - "globalplace_skip_io__elapsed_seconds": 2.93, - "globalplace_skip_io__mem__peak": 221940.0, - "globalplace_skip_io__runtime__total": "0:02.93", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 36.411, - "globalroute__clock__skew__setup": 30.8585, - "globalroute__cpu__total": 151.03, - "globalroute__design__core__area": 12028.4, - "globalroute__design__die__area": 12950.7, - "globalroute__design__instance__area": 5869.43, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 5118.21, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 751.22, - "globalroute__design__instance__count": 9062, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 21, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 15, - "globalroute__design__instance__count__stdcell": 9041, - "globalroute__design__instance__displacement__max": 0.756, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 12.042, - "globalroute__design__instance__utilization": 0.487965, - "globalroute__design__instance__utilization__stdcell": 0.108712, - "globalroute__design__io": 390, - "globalroute__design__nets": 5430, - "globalroute__design__rows": 1955, - "globalroute__design__rows__asap7sc7p5t": 1955, - "globalroute__design__sites": 259686, - "globalroute__design__sites__asap7sc7p5t": 259686, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 9520, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 15.44, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 12, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 3, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00026855, - "globalroute__global_route__fastroute__finalization_s": 0.0569888, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00019301, - "globalroute__global_route__fastroute__monotonic_s": 0.00316674, - "globalroute__global_route__fastroute__new_route_l_s": 5.195e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 8e-07, - "globalroute__global_route__fastroute__route_l_s": 0.00012028, - "globalroute__global_route__fastroute__route_z_s": 1.939e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 6.247e-05, - "globalroute__global_route__vias": 1515, - "globalroute__global_route__wirelength": 50354, - "globalroute__mem__peak": 566228.0, - "globalroute__power__internal__total": 0.00504102, - "globalroute__power__leakage__total": 4.65198e-07, - "globalroute__power__switching__total": 0.0028188, - "globalroute__power__total": 0.00786029, - "globalroute__route__net": 5417, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 41978.2, - "globalroute__runtime__total": "0:15.44", - "globalroute__timing__clock__slack": -8.624, - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.787385, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.434405, - "globalroute__timing__drv__setup_violation_count": 19, - "globalroute__timing__fmax": 2180440000.0, - "globalroute__timing__fmax__clock__clk": 2180440000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 48.1668, - "globalroute__timing__setup__tns": -84.0258, - "globalroute__timing__setup__ws": -8.62355, - "globalroute__utilizatin__before__dpl": 48.7965, - "macro_place__wirelength": 26669.6, - "placeopt__cpu__total": 3.43, - "placeopt__design__core__area": 12028.4, - "placeopt__design__die__area": 12950.7, - "placeopt__design__instance__area": 5830.5, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 5118.21, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 712.291, - "placeopt__design__instance__count": 8903, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 21, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 8882, - "placeopt__design__instance__utilization": 0.484729, - "placeopt__design__instance__utilization__stdcell": 0.103079, - "placeopt__design__io": 390, - "placeopt__design__nets": 5299, - "placeopt__design__rows": 1955, - "placeopt__design__rows__asap7sc7p5t": 1955, - "placeopt__design__sites": 259686, - "placeopt__design__sites__asap7sc7p5t": 259686, - "placeopt__elapsed_seconds": 2.57, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 11, - "placeopt__flow__warnings__count__RSZ-0020": 1, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 237664.0, - "placeopt__power__internal__total": 0.00370089, - "placeopt__power__leakage__total": 4.22365e-07, - "placeopt__power__switching__total": 0.00221386, - "placeopt__power__total": 0.00591518, - "placeopt__runtime__total": "0:02.57", - "placeopt__timing__drv__floating__nets": 2, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.721924, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.571023, - "placeopt__timing__drv__setup_violation_count": 131, - "placeopt__timing__fmax": 1812580000.0, - "placeopt__timing__fmax__clock__clk": 1812580000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 46.5328, - "placeopt__timing__setup__tns": -6540.95, - "placeopt__timing__setup__ws": -101.699, - "run__flow__design": "aes-block", - "run__flow__generate_date": "2026-06-17 07:50", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "ba0fbaa7-99d3-400b-b00e-249e4947c3cc", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "3fc8a6d24fdb16116484d2eed15ff2dbe4531126", - "synth__cpu__total": 2.87, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 5666.51, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 5118.21, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 548.295, - "synth__design__instance__count": 4294, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 21, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 4273, - "synth__design__io": 388, - "synth__design__nets": 4725, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 3.24, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 10, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 152284.0, - "synth__netlist__hash": "d11001678e38263ee1a14c55bc48935b767ef70e", - "synth__runtime__total": "0:03.24", - "total_elapsed_seconds": 52.95, - "total_time": "0:00:52.950000" -} \ No newline at end of file diff --git a/flow/designs/asap7/aes-block/rules-base.json b/flow/designs/asap7/aes-block/rules-base.json index 0c560bb6b0..8812d352d3 100644 --- a/flow/designs/asap7/aes-block/rules-base.json +++ b/flow/designs/asap7/aes-block/rules-base.json @@ -1,6 +1,6 @@ { "synth__canonical_netlist__hash": { - "value": "83fdb355d67936eac58202298e680864403e2e7c", + "value": "3fc8a6d24fdb16116484d2eed15ff2dbe4531126", "compare": "==", "level": "warning" }, @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 1930.0, + "value": 631.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 6699, + "value": 6705, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 9621, + "value": 10214, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 837, + "value": 888, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 837, + "value": 888, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -89.2, + "value": -84.1, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -4300.0, + "value": -4320.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -22.5, + "value": -31.1, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -90.0, + "value": -174.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 49870, + "value": 50261, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -35.0, + "value": -56.6, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -1500.0, + "value": -1520.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 6742, + "value": 6750, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/asap7/aes-mbff/metadata-base-ok.json b/flow/designs/asap7/aes-mbff/metadata-base-ok.json deleted file mode 100644 index 61a2cf2c16..0000000000 --- a/flow/designs/asap7/aes-mbff/metadata-base-ok.json +++ /dev/null @@ -1,510 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 380.0000", - "vclk_clk: 380.0000" - ], - "cts__clock__skew__hold": 25.8511, - "cts__clock__skew__setup": 21.3743, - "cts__cpu__total": 16.48, - "cts__design__core__area": 3842.98, - "cts__design__die__area": 4386.41, - "cts__design__instance__area": 1682.01, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 1682.01, - "cts__design__instance__count": 15891, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 53, - "cts__design__instance__count__stdcell": 15891, - "cts__design__instance__displacement__max": 0.972, - "cts__design__instance__displacement__mean": 0.003, - "cts__design__instance__displacement__total": 55.983, - "cts__design__instance__utilization": 0.437683, - "cts__design__instance__utilization__stdcell": 0.437683, - "cts__design__io": 390, - "cts__design__nets": 15471, - "cts__design__rows": 343, - "cts__design__rows__asap7sc7p5t": 229, - "cts__design__rows__asap7sc7p5t_pg": 114, - "cts__design__sites": 394793, - "cts__design__sites__asap7sc7p5t": 263579, - "cts__design__sites__asap7sc7p5t_pg": 131214, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 31169, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 8.39, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 326260.0, - "cts__power__internal__total": 0.0606451, - "cts__power__leakage__total": 1.06432e-06, - "cts__power__switching__total": 0.0942506, - "cts__power__total": 0.154897, - "cts__route__wirelength__estimated": 51323.3, - "cts__runtime__total": "0:08.39", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.539968, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.58877, - "cts__timing__drv__setup_violation_count": 1, - "cts__timing__fmax": 2619180000.0, - "cts__timing__fmax__clock__clk": 2619180000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 37.092, - "cts__timing__setup__tns": -1.79845, - "cts__timing__setup__ws": -1.79845, - "cts__utilizatin__before__dpl": 43.7683, - "design__io__hpwl": 9515807, - "design__violations": 0, - "detailedplace__cpu__total": 4.49, - "detailedplace__design__core__area": 3842.98, - "detailedplace__design__die__area": 4386.41, - "detailedplace__design__instance__area": 1649.61, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 1649.61, - "detailedplace__design__instance__count": 15769, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 15769, - "detailedplace__design__instance__displacement__max": 0.902, - "detailedplace__design__instance__displacement__mean": 0.175, - "detailedplace__design__instance__displacement__total": 2774.77, - "detailedplace__design__instance__utilization": 0.429253, - "detailedplace__design__instance__utilization__stdcell": 0.429253, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 15380, - "detailedplace__design__rows": 343, - "detailedplace__design__rows__asap7sc7p5t": 229, - "detailedplace__design__rows__asap7sc7p5t_pg": 114, - "detailedplace__design__sites": 394793, - "detailedplace__design__sites__asap7sc7p5t": 263579, - "detailedplace__design__sites__asap7sc7p5t_pg": 131214, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 2002740.0, - "detailedplace__dpl__hpwl__delta__percent": 4, - "detailedplace__elapsed_seconds": 3.05, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 298308.0, - "detailedplace__power__internal__total": 0.058664, - "detailedplace__power__leakage__total": 1.03341e-06, - "detailedplace__power__switching__total": 0.0925523, - "detailedplace__power__total": 0.151217, - "detailedplace__route__wirelength__estimated": 50355, - "detailedplace__runtime__total": "0:03.05", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.540277, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.588791, - "detailedplace__timing__drv__setup_violation_count": 38, - "detailedplace__timing__fmax": 2506950000.0, - "detailedplace__timing__fmax__clock__clk": 2506950000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 41.9763, - "detailedplace__timing__setup__tns": -325.085, - "detailedplace__timing__setup__ws": -18.8912, - "detailedplace__utilizatin__before__dpl": 42.9253, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 2218, - "detailedroute__route__drc_errors__iter__1": 162, - "detailedroute__route__drc_errors__iter__2": 101, - "detailedroute__route__drc_errors__iter__3": 2, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 15520, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 143033, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 143033, - "detailedroute__route__wirelength": 60104, - "detailedroute__route__wirelength__iter__0": 60764, - "detailedroute__route__wirelength__iter__1": 60204, - "detailedroute__route__wirelength__iter__2": 60097, - "detailedroute__route__wirelength__iter__3": 60106, - "detailedroute__route__wirelength__iter__4": 60104, - "finish__clock__skew__hold": 11.8541, - "finish__clock__skew__setup": 10.0305, - "finish__cpu__total": 14.17, - "finish__design__core__area": 3842.98, - "finish__design__die__area": 4386.41, - "finish__design__instance__area": 1688.77, - "finish__design__instance__area__class__clock_buffer": 18.2104, - "finish__design__instance__area__class__clock_inverter": 4.2282, - "finish__design__instance__area__class__fill_cell": 2154.21, - "finish__design__instance__area__class__inverter": 40.1242, - "finish__design__instance__area__class__multi_input_combinational_cell": 1278.05, - "finish__design__instance__area__class__sequential_cell": 164.127, - "finish__design__instance__area__class__tap_cell": 20.0912, - "finish__design__instance__area__class__timing_repair_buffer": 163.938, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 1688.77, - "finish__design__instance__count": 36281, - "finish__design__instance__count__class__clock_buffer": 48, - "finish__design__instance__count__class__clock_inverter": 20, - "finish__design__instance__count__class__fill_cell": 20339, - "finish__design__instance__count__class__inverter": 891, - "finish__design__instance__count__class__multi_input_combinational_cell": 12042, - "finish__design__instance__count__class__sequential_cell": 525, - "finish__design__instance__count__class__tap_cell": 689, - "finish__design__instance__count__class__timing_repair_buffer": 1727, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 15942, - "finish__design__instance__utilization": 0.439443, - "finish__design__instance__utilization__stdcell": 0.439443, - "finish__design__io": 390, - "finish__design__nets": 15522, - "finish__design__rows": 343, - "finish__design__rows__asap7sc7p5t": 229, - "finish__design__rows__asap7sc7p5t_pg": 114, - "finish__design__sites": 394793, - "finish__design__sites__asap7sc7p5t": 263579, - "finish__design__sites__asap7sc7p5t_pg": 131214, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.762412, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00759698, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0293121, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0266418, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.740688, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0266418, - "finish__elapsed_seconds": 11.65, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 14, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 615100.0, - "finish__power__internal__total": 0.0613653, - "finish__power__leakage__total": 1.07069e-06, - "finish__power__switching__total": 0.0943499, - "finish__power__total": 0.155716, - "finish__runtime__total": "0:11.65", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.523511, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.319323, - "finish__timing__drv__setup_violation_count": 1, - "finish__timing__fmax": 2619150000.0, - "finish__timing__fmax__clock__clk": 2619150000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 42.1748, - "finish__timing__setup__tns": -1.8032, - "finish__timing__setup__ws": -1.8032, - "finish__timing__wns_percent_delay": -0.407383, - "finish_merge__cpu__total": 1.6, - "finish_merge__elapsed_seconds": 1.71, - "finish_merge__mem__peak": 508764.0, - "finish_merge__runtime__total": "0:01.71", - "floorplan__cpu__total": 1.9, - "floorplan__design__core__area": 3842.98, - "floorplan__design__die__area": 4386.41, - "floorplan__design__instance__area": 1549.05, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 1549.05, - "floorplan__design__instance__count": 14386, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 14386, - "floorplan__design__instance__utilization": 0.403086, - "floorplan__design__instance__utilization__stdcell": 0.403086, - "floorplan__design__io": 388, - "floorplan__design__nets": 14647, - "floorplan__design__rows": 343, - "floorplan__design__rows__asap7sc7p5t": 229, - "floorplan__design__rows__asap7sc7p5t_pg": 114, - "floorplan__design__sites": 394793, - "floorplan__design__sites__asap7sc7p5t": 263579, - "floorplan__design__sites__asap7sc7p5t_pg": 131214, - "floorplan__elapsed_seconds": 1.66, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 12, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 266928.0, - "floorplan__power__internal__total": 0.0529968, - "floorplan__power__leakage__total": 9.57995e-07, - "floorplan__power__switching__total": 0.0723706, - "floorplan__power__total": 0.125368, - "floorplan__runtime__total": "0:01.66", - "floorplan__timing__fmax": 2984530000.0, - "floorplan__timing__fmax__clock__clk": 2984530000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 38.7399, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 33.4664, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 85.4, - "globalplace__design__core__area": 3842.98, - "globalplace__design__die__area": 4386.41, - "globalplace__design__instance__area": 1649.61, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 1649.61, - "globalplace__design__instance__count": 15769, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 15769, - "globalplace__design__instance__utilization": 0.429253, - "globalplace__design__instance__utilization__stdcell": 0.429253, - "globalplace__design__io": 390, - "globalplace__design__nets": 15380, - "globalplace__design__rows": 343, - "globalplace__design__rows__asap7sc7p5t": 229, - "globalplace__design__rows__asap7sc7p5t_pg": 114, - "globalplace__design__sites": 394793, - "globalplace__design__sites__asap7sc7p5t": 263579, - "globalplace__design__sites__asap7sc7p5t_pg": 131214, - "globalplace__elapsed_seconds": 15.69, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 10, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 647368.0, - "globalplace__power__internal__total": 0.0586548, - "globalplace__power__leakage__total": 1.03341e-06, - "globalplace__power__switching__total": 0.0920583, - "globalplace__power__total": 0.150714, - "globalplace__runtime__total": "0:15.69", - "globalplace__timing__fmax": 2511590000.0, - "globalplace__timing__fmax__clock__clk": 2511590000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 43.075, - "globalplace__timing__setup__tns": -278.578, - "globalplace__timing__setup__ws": -18.1549, - "globalplace_io__cpu__total": 0.98, - "globalplace_io__elapsed_seconds": 1.01, - "globalplace_io__mem__peak": 224356.0, - "globalplace_io__runtime__total": "0:01.01", - "globalplace_skip_io__cpu__total": 54.51, - "globalplace_skip_io__elapsed_seconds": 2.69, - "globalplace_skip_io__mem__peak": 240016.0, - "globalplace_skip_io__runtime__total": "0:02.69", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 11.7079, - "globalroute__clock__skew__setup": 10.2227, - "globalroute__cpu__total": 230.59, - "globalroute__design__core__area": 3842.98, - "globalroute__design__die__area": 4386.41, - "globalroute__design__instance__area": 1688.77, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 1688.77, - "globalroute__design__instance__count": 15942, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 50, - "globalroute__design__instance__count__stdcell": 15942, - "globalroute__design__instance__displacement__max": 0.756, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 31.32, - "globalroute__design__instance__utilization": 0.439443, - "globalroute__design__instance__utilization__stdcell": 0.439443, - "globalroute__design__io": 390, - "globalroute__design__nets": 15522, - "globalroute__design__rows": 343, - "globalroute__design__rows__asap7sc7p5t": 229, - "globalroute__design__rows__asap7sc7p5t_pg": 114, - "globalroute__design__sites": 394793, - "globalroute__design__sites__asap7sc7p5t": 263579, - "globalroute__design__sites__asap7sc7p5t_pg": 131214, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 15217, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 25.82, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 13, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000763435, - "globalroute__global_route__fastroute__finalization_s": 0.0485679, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000510966, - "globalroute__global_route__fastroute__monotonic_s": 0.00160502, - "globalroute__global_route__fastroute__new_route_l_s": 0.000142324, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.51e-07, - "globalroute__global_route__fastroute__route_l_s": 0.000220531, - "globalroute__global_route__fastroute__route_z_s": 7.14e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.000188864, - "globalroute__global_route__vias": 4996, - "globalroute__global_route__wirelength": 82394, - "globalroute__mem__peak": 608820.0, - "globalroute__power__internal__total": 0.0613162, - "globalroute__power__leakage__total": 1.07069e-06, - "globalroute__power__switching__total": 0.100303, - "globalroute__power__total": 0.16162, - "globalroute__route__net": 15469, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 51395.6, - "globalroute__runtime__total": "0:25.82", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.515174, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.509643, - "globalroute__timing__drv__setup_violation_count": 1, - "globalroute__timing__fmax": 2631380000.0, - "globalroute__timing__fmax__clock__clk": 2631380000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 43.3322, - "globalroute__timing__setup__tns": -0.0280054, - "globalroute__timing__setup__ws": -0.0280054, - "globalroute__utilizatin__before__dpl": 43.9443, - "placeopt__cpu__total": 5.25, - "placeopt__design__core__area": 3842.98, - "placeopt__design__die__area": 4386.41, - "placeopt__design__instance__area": 1649.61, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 1649.61, - "placeopt__design__instance__count": 15769, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 15769, - "placeopt__design__instance__utilization": 0.429253, - "placeopt__design__instance__utilization__stdcell": 0.429253, - "placeopt__design__io": 390, - "placeopt__design__nets": 15380, - "placeopt__design__rows": 343, - "placeopt__design__rows__asap7sc7p5t": 229, - "placeopt__design__rows__asap7sc7p5t_pg": 114, - "placeopt__design__sites": 394793, - "placeopt__design__sites__asap7sc7p5t": 263579, - "placeopt__design__sites__asap7sc7p5t_pg": 131214, - "placeopt__elapsed_seconds": 3.57, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 10, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 274940.0, - "placeopt__power__internal__total": 0.0586548, - "placeopt__power__leakage__total": 1.03341e-06, - "placeopt__power__switching__total": 0.0920583, - "placeopt__power__total": 0.150714, - "placeopt__runtime__total": "0:03.57", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.538787, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.57752, - "placeopt__timing__drv__setup_violation_count": 34, - "placeopt__timing__fmax": 2511590000.0, - "placeopt__timing__fmax__clock__clk": 2511590000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 43.075, - "placeopt__timing__setup__tns": -278.578, - "placeopt__timing__setup__ws": -18.1549, - "run__flow__design": "aes-mbff", - "run__flow__generate_date": "2026-06-17 07:49", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "89f92ca1-e5e4-4091-895a-a0692f5a1dbd", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "f657f68d8fc6a5a1050e3594864d42efefcbc3ad", - "synth__cpu__total": 13.73, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 1549.05, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1549.05, - "synth__design__instance__count": 14386, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 14386, - "synth__design__io": 388, - "synth__design__nets": 14647, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 13.81, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 10, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 486024.0, - "synth__netlist__hash": "a04d44da52dba7d4a701d80927ba32d1d89ef9a1", - "synth__runtime__total": "0:13.81", - "total_elapsed_seconds": 89.05, - "total_time": "0:01:29.050000" -} \ No newline at end of file diff --git a/flow/designs/asap7/aes-mbff/rules-base.json b/flow/designs/asap7/aes-mbff/rules-base.json index 4d7421f329..a1113245e5 100644 --- a/flow/designs/asap7/aes-mbff/rules-base.json +++ b/flow/designs/asap7/aes-mbff/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 1898, + "value": 1897, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 18142, + "value": 18134, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1578, + "value": 1577, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1578, + "value": 1577, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -21.6, + "value": -20.8, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -78.6, + "value": -77.8, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -19.5, + "value": -19.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -76.5, + "value": -76.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 68982, + "value": 69120, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -19.0, + "value": -20.8, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -76.0, + "value": -77.8, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 1947, + "value": 1942, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/asap7/aes/metadata-base-ok.json b/flow/designs/asap7/aes/metadata-base-ok.json deleted file mode 100644 index 6b32c6a310..0000000000 --- a/flow/designs/asap7/aes/metadata-base-ok.json +++ /dev/null @@ -1,508 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 380.0000", - "vclk_clk: 380.0000" - ], - "cts__clock__skew__hold": 19.5992, - "cts__clock__skew__setup": 16.1229, - "cts__cpu__total": 32.66, - "cts__design__core__area": 1989.51, - "cts__design__die__area": 2376.37, - "cts__design__instance__area": 1433.04, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 1433.04, - "cts__design__instance__count": 12705, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 56, - "cts__design__instance__count__stdcell": 12705, - "cts__design__instance__displacement__max": 1.026, - "cts__design__instance__displacement__mean": 0.007, - "cts__design__instance__displacement__total": 92.129, - "cts__design__instance__utilization": 0.720296, - "cts__design__instance__utilization__stdcell": 0.720296, - "cts__design__io": 390, - "cts__design__nets": 12526, - "cts__design__rows": 165, - "cts__design__rows__asap7sc7p5t": 165, - "cts__design__sites": 136455, - "cts__design__sites__asap7sc7p5t": 136455, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 72988, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 22.76, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 302968.0, - "cts__power__internal__total": 0.032569, - "cts__power__leakage__total": 1.10857e-06, - "cts__power__switching__total": 0.0247926, - "cts__power__total": 0.0573627, - "cts__route__wirelength__estimated": 41175.6, - "cts__runtime__total": "0:22.76", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.819764, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.596641, - "cts__timing__drv__setup_violation_count": 9, - "cts__timing__fmax": 2565050000.0, - "cts__timing__fmax__clock__clk": 2565050000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 35.4901, - "cts__timing__setup__tns": -42.6939, - "cts__timing__setup__ws": -9.85587, - "cts__utilizatin__before__dpl": 72.0296, - "design__io__hpwl": 6840861, - "design__violations": 0, - "detailedplace__cpu__total": 10.29, - "detailedplace__design__core__area": 1989.51, - "detailedplace__design__die__area": 2376.37, - "detailedplace__design__instance__area": 1403.7, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 1403.7, - "detailedplace__design__instance__count": 12588, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 12588, - "detailedplace__design__instance__displacement__max": 1.283, - "detailedplace__design__instance__displacement__mean": 0.243, - "detailedplace__design__instance__displacement__total": 3070.77, - "detailedplace__design__instance__utilization": 0.705551, - "detailedplace__design__instance__utilization__stdcell": 0.705551, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 12437, - "detailedplace__design__rows": 165, - "detailedplace__design__rows__asap7sc7p5t": 165, - "detailedplace__design__sites": 136455, - "detailedplace__design__sites__asap7sc7p5t": 136455, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 2275900.0, - "detailedplace__dpl__hpwl__delta__percent": 6, - "detailedplace__elapsed_seconds": 7.93, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 280264.0, - "detailedplace__power__internal__total": 0.0310566, - "detailedplace__power__leakage__total": 1.07871e-06, - "detailedplace__power__switching__total": 0.0235402, - "detailedplace__power__total": 0.0545979, - "detailedplace__route__wirelength__estimated": 42068.3, - "detailedplace__runtime__total": "0:07.93", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.819764, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.597953, - "detailedplace__timing__drv__setup_violation_count": 61, - "detailedplace__timing__fmax": 2418040000.0, - "detailedplace__timing__fmax__clock__clk": 2418040000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 35.0182, - "detailedplace__timing__setup__tns": -522.983, - "detailedplace__timing__setup__ws": -33.5577, - "detailedplace__utilizatin__before__dpl": 70.5551, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 5043, - "detailedroute__route__drc_errors__iter__1": 821, - "detailedroute__route__drc_errors__iter__2": 713, - "detailedroute__route__drc_errors__iter__3": 23, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 12631, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 135983, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 135983, - "detailedroute__route__wirelength": 50401, - "detailedroute__route__wirelength__iter__0": 51039, - "detailedroute__route__wirelength__iter__1": 50480, - "detailedroute__route__wirelength__iter__2": 50366, - "detailedroute__route__wirelength__iter__3": 50400, - "detailedroute__route__wirelength__iter__4": 50401, - "finish__clock__skew__hold": 12.5115, - "finish__clock__skew__setup": 11.2429, - "finish__cpu__total": 17.68, - "finish__design__core__area": 1989.51, - "finish__design__die__area": 2376.37, - "finish__design__instance__area": 1446.83, - "finish__design__instance__area__class__clock_buffer": 15.9068, - "finish__design__instance__area__class__clock_inverter": 5.11758, - "finish__design__instance__area__class__fill_cell": 542.682, - "finish__design__instance__area__class__inverter": 10.2206, - "finish__design__instance__area__class__multi_input_combinational_cell": 1027.64, - "finish__design__instance__area__class__sequential_cell": 154.942, - "finish__design__instance__area__class__tap_cell": 12.0431, - "finish__design__instance__area__class__timing_repair_buffer": 220.96, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 1446.83, - "finish__design__instance__count": 23005, - "finish__design__instance__count__class__clock_buffer": 39, - "finish__design__instance__count__class__clock_inverter": 23, - "finish__design__instance__count__class__fill_cell": 10193, - "finish__design__instance__count__class__inverter": 170, - "finish__design__instance__count__class__multi_input_combinational_cell": 9314, - "finish__design__instance__count__class__sequential_cell": 530, - "finish__design__instance__count__class__tap_cell": 413, - "finish__design__instance__count__class__timing_repair_buffer": 2323, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 12812, - "finish__design__instance__utilization": 0.727229, - "finish__design__instance__utilization__stdcell": 0.727229, - "finish__design__io": 390, - "finish__design__nets": 12633, - "finish__design__rows": 165, - "finish__design__rows__asap7sc7p5t": 165, - "finish__design__sites": 136455, - "finish__design__sites__asap7sc7p5t": 136455, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.764811, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00518427, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.018634, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0178952, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.751366, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0178952, - "finish__elapsed_seconds": 13.19, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 14, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 540452.0, - "finish__power__internal__total": 0.0328959, - "finish__power__leakage__total": 1.1264e-06, - "finish__power__switching__total": 0.0249798, - "finish__power__total": 0.0578768, - "finish__runtime__total": "0:13.19", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.820154, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.463785, - "finish__timing__drv__setup_violation_count": 6, - "finish__timing__fmax": 2595790000.0, - "finish__timing__fmax__clock__clk": 2595790000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 35.5443, - "finish__timing__setup__tns": -11.6871, - "finish__timing__setup__ws": -5.23989, - "finish__timing__wns_percent_delay": -1.169862, - "finish_merge__cpu__total": 1.97, - "finish_merge__elapsed_seconds": 2.24, - "finish_merge__mem__peak": 497136.0, - "finish_merge__runtime__total": "0:02.24", - "floorplan__cpu__total": 18.84, - "floorplan__design__core__area": 1989.51, - "floorplan__design__die__area": 2376.37, - "floorplan__design__instance__area": 1410.73, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 1410.73, - "floorplan__design__instance__count": 11062, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 11062, - "floorplan__design__instance__utilization": 0.709084, - "floorplan__design__instance__utilization__stdcell": 0.709084, - "floorplan__design__io": 388, - "floorplan__design__nets": 11322, - "floorplan__design__rows": 165, - "floorplan__design__rows__asap7sc7p5t": 165, - "floorplan__design__sites": 136455, - "floorplan__design__sites__asap7sc7p5t": 136455, - "floorplan__elapsed_seconds": 12.29, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 13, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 261056.0, - "floorplan__power__internal__total": 0.0316465, - "floorplan__power__leakage__total": 1.15876e-06, - "floorplan__power__switching__total": 0.0171811, - "floorplan__power__total": 0.0488287, - "floorplan__runtime__total": "0:12.29", - "floorplan__timing__fmax": 2353480000.0, - "floorplan__timing__fmax__clock__clk": 2353480000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 33.5913, - "floorplan__timing__setup__tns": -1231.52, - "floorplan__timing__setup__ws": -44.9018, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 71.59, - "globalplace__design__core__area": 1989.51, - "globalplace__design__die__area": 2376.37, - "globalplace__design__instance__area": 1403.7, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 1403.7, - "globalplace__design__instance__count": 12588, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 12588, - "globalplace__design__instance__utilization": 0.705551, - "globalplace__design__instance__utilization__stdcell": 0.705551, - "globalplace__design__io": 390, - "globalplace__design__nets": 12437, - "globalplace__design__rows": 165, - "globalplace__design__rows__asap7sc7p5t": 165, - "globalplace__design__sites": 136455, - "globalplace__design__sites__asap7sc7p5t": 136455, - "globalplace__elapsed_seconds": 14.65, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 11, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 455220.0, - "globalplace__power__internal__total": 0.0310584, - "globalplace__power__leakage__total": 1.07871e-06, - "globalplace__power__switching__total": 0.0235451, - "globalplace__power__total": 0.0546045, - "globalplace__runtime__total": "0:14.65", - "globalplace__timing__fmax": 2412010000.0, - "globalplace__timing__fmax__clock__clk": 2412010000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 34.7335, - "globalplace__timing__setup__tns": -578.309, - "globalplace__timing__setup__ws": -34.5918, - "globalplace_io__cpu__total": 1.36, - "globalplace_io__elapsed_seconds": 1.45, - "globalplace_io__mem__peak": 218884.0, - "globalplace_io__runtime__total": "0:01.45", - "globalplace_skip_io__cpu__total": 41.41, - "globalplace_skip_io__elapsed_seconds": 2.8, - "globalplace_skip_io__mem__peak": 229108.0, - "globalplace_skip_io__runtime__total": "0:02.80", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 11.9237, - "globalroute__clock__skew__setup": 8.8099, - "globalroute__cpu__total": 407.48, - "globalroute__design__core__area": 1989.51, - "globalroute__design__die__area": 2376.37, - "globalroute__design__instance__area": 1446.83, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 1446.83, - "globalroute__design__instance__count": 12812, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 103, - "globalroute__design__instance__count__stdcell": 12812, - "globalroute__design__instance__displacement__max": 1.62, - "globalroute__design__instance__displacement__mean": 0.015, - "globalroute__design__instance__displacement__total": 192.51, - "globalroute__design__instance__utilization": 0.727229, - "globalroute__design__instance__utilization__stdcell": 0.727229, - "globalroute__design__io": 390, - "globalroute__design__nets": 12633, - "globalroute__design__rows": 165, - "globalroute__design__rows__asap7sc7p5t": 165, - "globalroute__design__sites": 136455, - "globalroute__design__sites__asap7sc7p5t": 136455, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 156938, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 40.53, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 14, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00600689, - "globalroute__global_route__fastroute__finalization_s": 0.368535, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00368249, - "globalroute__global_route__fastroute__monotonic_s": 0.00372081, - "globalroute__global_route__fastroute__new_route_l_s": 0.00106127, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.7e-07, - "globalroute__global_route__fastroute__route_l_s": 0.00144825, - "globalroute__global_route__fastroute__route_z_s": 8.0487e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00142004, - "globalroute__global_route__vias": 29427, - "globalroute__global_route__wirelength": 697623, - "globalroute__mem__peak": 559896.0, - "globalroute__power__internal__total": 0.0329145, - "globalroute__power__leakage__total": 1.1264e-06, - "globalroute__power__switching__total": 0.0266872, - "globalroute__power__total": 0.0596028, - "globalroute__route__net": 12524, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 41518.2, - "globalroute__runtime__total": "0:40.53", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.817609, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.563483, - "globalroute__timing__drv__setup_violation_count": 34, - "globalroute__timing__fmax": 2570520000.0, - "globalroute__timing__fmax__clock__clk": 2570520000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 36.8753, - "globalroute__timing__setup__tns": -88.2442, - "globalroute__timing__setup__ws": -9.02634, - "globalroute__utilizatin__before__dpl": 72.7229, - "placeopt__cpu__total": 8.5, - "placeopt__design__core__area": 1989.51, - "placeopt__design__die__area": 2376.37, - "placeopt__design__instance__area": 1403.7, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 1403.7, - "placeopt__design__instance__count": 12588, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 12588, - "placeopt__design__instance__utilization": 0.705551, - "placeopt__design__instance__utilization__stdcell": 0.705551, - "placeopt__design__io": 390, - "placeopt__design__nets": 12437, - "placeopt__design__rows": 165, - "placeopt__design__rows__asap7sc7p5t": 165, - "placeopt__design__sites": 136455, - "placeopt__design__sites__asap7sc7p5t": 136455, - "placeopt__elapsed_seconds": 5.62, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 11, - "placeopt__flow__warnings__count__RSZ-0020": 1, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 264020.0, - "placeopt__power__internal__total": 0.0310584, - "placeopt__power__leakage__total": 1.07871e-06, - "placeopt__power__switching__total": 0.0235451, - "placeopt__power__total": 0.0546045, - "placeopt__runtime__total": "0:05.62", - "placeopt__timing__drv__floating__nets": 1, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.818132, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.596051, - "placeopt__timing__drv__setup_violation_count": 59, - "placeopt__timing__fmax": 2412010000.0, - "placeopt__timing__fmax__clock__clk": 2412010000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 34.7335, - "placeopt__timing__setup__tns": -578.309, - "placeopt__timing__setup__ws": -34.5918, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 07:50", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "039c7c97-d52a-4e1c-b739-12e87058c34c", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "N/A", - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 1401.71, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1401.71, - "synth__design__instance__count": 11062, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 11062, - "synth__design__io": 388, - "synth__design__nets": 11322, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 11, - "synth__flow__warnings__count__EST-0027": 1, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 2, - "synth__netlist__hash": "N/A", - "synth__power__internal__total": 0.0314137, - "synth__power__leakage__total": 1.14684e-06, - "synth__power__switching__total": 0.0170403, - "synth__power__total": 0.0484551, - "synth__timing__fmax": 2264720000.0, - "synth__timing__fmax__clock__clk": 2264720000.0, - "synth__timing__hold__tns": 0, - "synth__timing__hold__ws": 33.5913, - "synth__timing__setup__tns": -3367.73, - "synth__timing__setup__ws": -61.5558, - "total_elapsed_seconds": 123.46, - "total_time": "0:02:03.460000" -} \ No newline at end of file diff --git a/flow/designs/asap7/aes/rules-base.json b/flow/designs/asap7/aes/rules-base.json index 4b595eca0c..961cbd0fd6 100644 --- a/flow/designs/asap7/aes/rules-base.json +++ b/flow/designs/asap7/aes/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 1780.0, + "value": 1610.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 1849, + "value": 1614, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 17477, + "value": 14476, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1520, + "value": 1259, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1520, + "value": 1259, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -19.0, + "value": -28.9, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -76.0, + "value": -119.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -19.5, + "value": -28.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -169.0, + "value": -164.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 60637, + "value": 57961, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -20.8, + "value": -24.2, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -77.8, + "value": -87.7, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 1884, + "value": 1664, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/asap7/ethmac/metadata-base-ok.json b/flow/designs/asap7/ethmac/metadata-base-ok.json deleted file mode 100644 index a8c4aacd27..0000000000 --- a/flow/designs/asap7/ethmac/metadata-base-ok.json +++ /dev/null @@ -1,526 +0,0 @@ -{ - "constraints__clocks__count": 6, - "constraints__clocks__details": [ - "mrx_clk_pad_i: 300.0000", - "mtx_clk_pad_i: 300.0000", - "vclk_mrx_clk_pad_i: 300.0000", - "vclk_mtx_clk_pad_i: 300.0000", - "vclk_wb_clk_i: 1000.0000", - "wb_clk_i: 1000.0000" - ], - "cts__clock__skew__hold": 40.4277, - "cts__clock__skew__setup": 26.066, - "cts__cpu__total": 68.74, - "cts__design__core__area": 10543.4, - "cts__design__die__area": 11409.4, - "cts__design__instance__area": 8206.35, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 8206.35, - "cts__design__instance__count": 61062, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 15, - "cts__design__instance__count__stdcell": 61062, - "cts__design__instance__displacement__max": 1.134, - "cts__design__instance__displacement__mean": 0.001, - "cts__design__instance__displacement__total": 63.378, - "cts__design__instance__utilization": 0.778342, - "cts__design__instance__utilization__stdcell": 0.778342, - "cts__design__io": 218, - "cts__design__nets": 59791, - "cts__design__rows": 380, - "cts__design__rows__asap7sc7p5t": 380, - "cts__design__sites": 723140, - "cts__design__sites__asap7sc7p5t": 723140, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 60805, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 41.55, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 765340.0, - "cts__power__internal__total": 0.114264, - "cts__power__leakage__total": 5.69985e-06, - "cts__power__switching__total": 0.0298291, - "cts__power__total": 0.144098, - "cts__route__wirelength__estimated": 177660, - "cts__runtime__total": "0:41.55", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.377412, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 10, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.389084, - "cts__timing__drv__setup_violation_count": 34, - "cts__timing__fmax": 3276500000.0, - "cts__timing__fmax__clock__mrx_clk_pad_i": 2676950000.0, - "cts__timing__fmax__clock__mtx_clk_pad_i": 3276500000.0, - "cts__timing__fmax__clock__wb_clk_i": 1552760000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 15.2903, - "cts__timing__setup__tns": -1213.04, - "cts__timing__setup__ws": -73.5597, - "cts__utilizatin__before__dpl": 77.8342, - "design__io__hpwl": 4246256, - "design__violations": 0, - "detailedplace__cpu__total": 45.31, - "detailedplace__design__core__area": 10543.4, - "detailedplace__design__die__area": 11409.4, - "detailedplace__design__instance__area": 7637.49, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 7637.49, - "detailedplace__design__instance__count": 59750, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 59750, - "detailedplace__design__instance__displacement__max": 1.851, - "detailedplace__design__instance__displacement__mean": 0.303, - "detailedplace__design__instance__displacement__total": 18153.9, - "detailedplace__design__instance__utilization": 0.724387, - "detailedplace__design__instance__utilization__stdcell": 0.724387, - "detailedplace__design__io": 218, - "detailedplace__design__nets": 58507, - "detailedplace__design__rows": 380, - "detailedplace__design__rows__asap7sc7p5t": 380, - "detailedplace__design__sites": 723140, - "detailedplace__design__sites__asap7sc7p5t": 723140, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 16678400.0, - "detailedplace__dpl__hpwl__delta__percent": 11, - "detailedplace__elapsed_seconds": 33.34, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 568964.0, - "detailedplace__power__internal__total": 0.0582519, - "detailedplace__power__leakage__total": 5.1056e-06, - "detailedplace__power__switching__total": 0.00748028, - "detailedplace__power__total": 0.0657373, - "detailedplace__route__wirelength__estimated": 168089, - "detailedplace__runtime__total": "0:33.34", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.373756, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 10, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.390399, - "detailedplace__timing__drv__setup_violation_count": 36, - "detailedplace__timing__fmax": 3299110000.0, - "detailedplace__timing__fmax__clock__mrx_clk_pad_i": 2613650000.0, - "detailedplace__timing__fmax__clock__mtx_clk_pad_i": 3299110000.0, - "detailedplace__timing__fmax__clock__wb_clk_i": 1598510000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 28.4409, - "detailedplace__timing__setup__tns": -1277.25, - "detailedplace__timing__setup__ws": -82.6071, - "detailedplace__utilizatin__before__dpl": 72.4387, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 14, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 3, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 12026, - "detailedroute__route__drc_errors__iter__1": 932, - "detailedroute__route__drc_errors__iter__2": 472, - "detailedroute__route__drc_errors__iter__3": 18, - "detailedroute__route__drc_errors__iter__4": 3, - "detailedroute__route__drc_errors__iter__5": 3, - "detailedroute__route__drc_errors__iter__6": 0, - "detailedroute__route__net": 59801, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 558272, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 558272, - "detailedroute__route__wirelength": 212699, - "detailedroute__route__wirelength__iter__0": 215333, - "detailedroute__route__wirelength__iter__1": 213062, - "detailedroute__route__wirelength__iter__2": 212684, - "detailedroute__route__wirelength__iter__3": 212699, - "detailedroute__route__wirelength__iter__4": 212699, - "detailedroute__route__wirelength__iter__5": 212699, - "detailedroute__route__wirelength__iter__6": 212699, - "finish__clock__skew__hold": 21.8541, - "finish__clock__skew__setup": 14.9527, - "finish__cpu__total": 82.46, - "finish__design__core__area": 10543.4, - "finish__design__die__area": 11409.4, - "finish__design__instance__area": 8208.5, - "finish__design__instance__area__class__clock_buffer": 566.856, - "finish__design__instance__area__class__clock_inverter": 0.32076, - "finish__design__instance__area__class__fill_cell": 2334.88, - "finish__design__instance__area__class__inverter": 78.4112, - "finish__design__instance__area__class__multi_input_combinational_cell": 3778.14, - "finish__design__instance__area__class__sequential_cell": 3183.78, - "finish__design__instance__area__class__tap_cell": 44.4398, - "finish__design__instance__area__class__tie_cell": 54.4563, - "finish__design__instance__area__class__timing_repair_buffer": 502.091, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 8208.5, - "finish__design__instance__count": 108537, - "finish__design__instance__count__class__clock_buffer": 1298, - "finish__design__instance__count__class__clock_inverter": 1, - "finish__design__instance__count__class__fill_cell": 47463, - "finish__design__instance__count__class__inverter": 1768, - "finish__design__instance__count__class__multi_input_combinational_cell": 38938, - "finish__design__instance__count__class__sequential_cell": 10546, - "finish__design__instance__count__class__tap_cell": 1524, - "finish__design__instance__count__class__tie_cell": 1245, - "finish__design__instance__count__class__timing_repair_buffer": 5754, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 61074, - "finish__design__instance__utilization": 0.778545, - "finish__design__instance__utilization__stdcell": 0.778545, - "finish__design__io": 218, - "finish__design__nets": 59803, - "finish__design__rows": 380, - "finish__design__rows__asap7sc7p5t": 380, - "finish__design__sites": 723140, - "finish__design__sites__asap7sc7p5t": 723140, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.767281, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00275195, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0146979, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0159986, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.755302, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0159986, - "finish__elapsed_seconds": 61.99, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 16, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 3, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 1555488.0, - "finish__power__internal__total": 0.114179, - "finish__power__leakage__total": 5.70287e-06, - "finish__power__switching__total": 0.0291166, - "finish__power__total": 0.143302, - "finish__runtime__total": "1:01.99", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.40357, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 10, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.37639, - "finish__timing__drv__setup_violation_count": 31, - "finish__timing__fmax": 3250730000.0, - "finish__timing__fmax__clock__mrx_clk_pad_i": 2643740000.0, - "finish__timing__fmax__clock__mtx_clk_pad_i": 3250730000.0, - "finish__timing__fmax__clock__wb_clk_i": 1566400000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 27.4093, - "finish__timing__setup__tns": -1342.68, - "finish__timing__setup__ws": -78.2517, - "finish__timing__wns_percent_delay": -18.189292, - "finish_merge__cpu__total": 4.44, - "finish_merge__elapsed_seconds": 4.81, - "finish_merge__mem__peak": 693464.0, - "finish_merge__runtime__total": "0:04.81", - "floorplan__cpu__total": 47.97, - "floorplan__design__core__area": 10543.4, - "floorplan__design__die__area": 11409.4, - "floorplan__design__instance__area": 7455.67, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 7455.67, - "floorplan__design__instance__count": 57188, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 57188, - "floorplan__design__instance__utilization": 0.707142, - "floorplan__design__instance__utilization__stdcell": 0.707142, - "floorplan__design__io": 216, - "floorplan__design__nets": 57467, - "floorplan__design__rows": 380, - "floorplan__design__rows__asap7sc7p5t": 380, - "floorplan__design__sites": 723140, - "floorplan__design__sites__asap7sc7p5t": 723140, - "floorplan__elapsed_seconds": 35.71, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 13, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 437028.0, - "floorplan__power__internal__total": 0.0576126, - "floorplan__power__leakage__total": 4.91108e-06, - "floorplan__power__switching__total": 0.00506039, - "floorplan__power__total": 0.0626779, - "floorplan__runtime__total": "0:35.71", - "floorplan__timing__fmax": 3328490000.0, - "floorplan__timing__fmax__clock__mrx_clk_pad_i": 2664560000.0, - "floorplan__timing__fmax__clock__mtx_clk_pad_i": 3328490000.0, - "floorplan__timing__fmax__clock__wb_clk_i": 3159360000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 28.164, - "floorplan__timing__setup__tns": -1605.63, - "floorplan__timing__setup__ws": -75.2958, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__STA-0450": 3, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 317.43, - "globalplace__design__core__area": 10543.4, - "globalplace__design__die__area": 11409.4, - "globalplace__design__instance__area": 7637.11, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 7637.11, - "globalplace__design__instance__count": 59748, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 59748, - "globalplace__design__instance__utilization": 0.724351, - "globalplace__design__instance__utilization__stdcell": 0.724351, - "globalplace__design__io": 218, - "globalplace__design__nets": 58505, - "globalplace__design__rows": 380, - "globalplace__design__rows__asap7sc7p5t": 380, - "globalplace__design__sites": 723140, - "globalplace__design__sites__asap7sc7p5t": 723140, - "globalplace__elapsed_seconds": 66.12, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 12, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 3, - "globalplace__mem__peak": 876968.0, - "globalplace__power__internal__total": 0.0582518, - "globalplace__power__leakage__total": 5.10506e-06, - "globalplace__power__switching__total": 0.00744466, - "globalplace__power__total": 0.0657016, - "globalplace__runtime__total": "1:06.12", - "globalplace__timing__fmax": 3294200000.0, - "globalplace__timing__fmax__clock__mrx_clk_pad_i": 2593780000.0, - "globalplace__timing__fmax__clock__mtx_clk_pad_i": 3294200000.0, - "globalplace__timing__fmax__clock__wb_clk_i": 1589310000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 28.9827, - "globalplace__timing__setup__tns": -1333.65, - "globalplace__timing__setup__ws": -85.5384, - "globalplace_io__cpu__total": 1.57, - "globalplace_io__elapsed_seconds": 1.71, - "globalplace_io__mem__peak": 293732.0, - "globalplace_io__runtime__total": "0:01.71", - "globalplace_skip_io__cpu__total": 133.39, - "globalplace_skip_io__elapsed_seconds": 8.05, - "globalplace_skip_io__mem__peak": 355592.0, - "globalplace_skip_io__runtime__total": "0:08.05", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 18.5236, - "globalroute__clock__skew__setup": 14.9573, - "globalroute__cpu__total": 1747.91, - "globalroute__design__core__area": 10543.4, - "globalroute__design__die__area": 11409.4, - "globalroute__design__instance__area": 8208.5, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 8208.5, - "globalroute__design__instance__count": 61074, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 11, - "globalroute__design__instance__count__stdcell": 61074, - "globalroute__design__instance__displacement__max": 1.404, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 60.534, - "globalroute__design__instance__utilization": 0.778545, - "globalroute__design__instance__utilization__stdcell": 0.778545, - "globalroute__design__io": 218, - "globalroute__design__nets": 59803, - "globalroute__design__rows": 380, - "globalroute__design__rows__asap7sc7p5t": 380, - "globalroute__design__sites": 723140, - "globalroute__design__sites__asap7sc7p5t": 723140, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 57646, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 137.25, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 89, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 73, - "globalroute__flow__warnings__count__STA-0450": 3, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000565181, - "globalroute__global_route__fastroute__finalization_s": 0.0515748, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000384071, - "globalroute__global_route__fastroute__monotonic_s": 0.00619837, - "globalroute__global_route__fastroute__new_route_l_s": 0.00011447, - "globalroute__global_route__fastroute__overflow_iterations_s": 2.6e-07, - "globalroute__global_route__fastroute__route_l_s": 0.000196761, - "globalroute__global_route__fastroute__route_z_s": 1.723e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00015863, - "globalroute__global_route__vias": 3135, - "globalroute__global_route__wirelength": 302984, - "globalroute__mem__peak": 1334228.0, - "globalroute__power__internal__total": 0.114106, - "globalroute__power__leakage__total": 5.70287e-06, - "globalroute__power__switching__total": 0.03198, - "globalroute__power__total": 0.146091, - "globalroute__route__net": 59789, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 177730, - "globalroute__runtime__total": "2:17.25", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.418503, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 10, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.396629, - "globalroute__timing__drv__setup_violation_count": 53, - "globalroute__timing__fmax": 3169470000.0, - "globalroute__timing__fmax__clock__mrx_clk_pad_i": 2576550000.0, - "globalroute__timing__fmax__clock__mtx_clk_pad_i": 3169470000.0, - "globalroute__timing__fmax__clock__wb_clk_i": 1541440000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 27.8157, - "globalroute__timing__setup__tns": -1726, - "globalroute__timing__setup__ws": -88.1162, - "globalroute__utilizatin__before__dpl": 77.8545, - "placeopt__cpu__total": 43.5, - "placeopt__design__core__area": 10543.4, - "placeopt__design__die__area": 11409.4, - "placeopt__design__instance__area": 7637.49, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 7637.49, - "placeopt__design__instance__count": 59750, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 59750, - "placeopt__design__instance__utilization": 0.724387, - "placeopt__design__instance__utilization__stdcell": 0.724387, - "placeopt__design__io": 218, - "placeopt__design__nets": 58507, - "placeopt__design__rows": 380, - "placeopt__design__rows__asap7sc7p5t": 380, - "placeopt__design__sites": 723140, - "placeopt__design__sites__asap7sc7p5t": 723140, - "placeopt__elapsed_seconds": 27.08, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 10, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 484196.0, - "placeopt__power__internal__total": 0.0582518, - "placeopt__power__leakage__total": 5.1056e-06, - "placeopt__power__switching__total": 0.00744466, - "placeopt__power__total": 0.0657016, - "placeopt__runtime__total": "0:27.08", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.379436, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 10, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.373859, - "placeopt__timing__drv__setup_violation_count": 36, - "placeopt__timing__fmax": 3294200000.0, - "placeopt__timing__fmax__clock__mrx_clk_pad_i": 2593780000.0, - "placeopt__timing__fmax__clock__mtx_clk_pad_i": 3294200000.0, - "placeopt__timing__fmax__clock__wb_clk_i": 1589310000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 28.9827, - "placeopt__timing__setup__tns": -1333.65, - "placeopt__timing__setup__ws": -85.5384, - "run__flow__design": "ethmac", - "run__flow__generate_date": "2026-06-17 07:59", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "d9fc83be-a436-43f1-a076-ae177ad9d49a", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "80bd19c2d0b116a1d88f0f84cbfe00da3a31d68c", - "synth__cpu__total": 24.59, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 7399.69, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 7399.69, - "synth__design__instance__count": 55945, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 55945, - "synth__design__io": 216, - "synth__design__nets": 56224, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 23.92, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 10, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 379696.0, - "synth__netlist__hash": "ef3244761c23b0d7c0d2ee7eaf97545ad0b74921", - "synth__runtime__total": "0:23.92", - "total_elapsed_seconds": 441.53, - "total_time": "0:07:21.530000" -} \ No newline at end of file diff --git a/flow/designs/asap7/ethmac/rules-base.json b/flow/designs/asap7/ethmac/rules-base.json index b5c97adcac..cd88af123a 100644 --- a/flow/designs/asap7/ethmac/rules-base.json +++ b/flow/designs/asap7/ethmac/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 8450.0, + "value": 8510.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 8665, + "value": 8783, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 68676, + "value": 68712, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 5972, + "value": 5975, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 5972, + "value": 5975, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -90.2, + "value": -88.6, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -1370.0, + "value": -1270.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -107.0, + "value": -103.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -1900.0, + "value": -1790.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 241787, + "value": 244604, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -98.2, + "value": -93.3, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -1590.0, + "value": -1400.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 8904, + "value": 9440, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json b/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json deleted file mode 100644 index 597d547a3b..0000000000 --- a/flow/designs/asap7/ethmac_lvt/metadata-base-ok.json +++ /dev/null @@ -1,524 +0,0 @@ -{ - "constraints__clocks__count": 6, - "constraints__clocks__details": [ - "mrx_clk_pad_i: 300.0000", - "mtx_clk_pad_i: 300.0000", - "vclk_mrx_clk_pad_i: 300.0000", - "vclk_mtx_clk_pad_i: 300.0000", - "vclk_wb_clk_i: 1000.0000", - "wb_clk_i: 1000.0000" - ], - "cts__clock__skew__hold": 40.6915, - "cts__clock__skew__setup": 32.8274, - "cts__cpu__total": 66.35, - "cts__design__core__area": 18327.2, - "cts__design__die__area": 19485.1, - "cts__design__instance__area": 7563.17, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 7563.17, - "cts__design__instance__count": 57731, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 8, - "cts__design__instance__count__stdcell": 57731, - "cts__design__instance__displacement__max": 0.486, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 4.305, - "cts__design__instance__utilization": 0.412675, - "cts__design__instance__utilization__stdcell": 0.412675, - "cts__design__io": 218, - "cts__design__nets": 55302, - "cts__design__rows": 501, - "cts__design__rows__asap7sc7p5t": 501, - "cts__design__sites": 1257009, - "cts__design__sites__asap7sc7p5t": 1257009, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 2661, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 38.83, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 786084.0, - "cts__power__internal__total": 0.103702, - "cts__power__leakage__total": 3.77684e-05, - "cts__power__switching__total": 0.037661, - "cts__power__total": 0.141401, - "cts__route__wirelength__estimated": 167919, - "cts__runtime__total": "0:38.83", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.000180436, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.298032, - "cts__timing__drv__setup_violation_count": 10, - "cts__timing__fmax": 3514270000.0, - "cts__timing__fmax__clock__mrx_clk_pad_i": 3289860000.0, - "cts__timing__fmax__clock__mtx_clk_pad_i": 3514270000.0, - "cts__timing__fmax__clock__wb_clk_i": 1625210000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 18.2146, - "cts__timing__setup__tns": -26.2846, - "cts__timing__setup__ws": -3.96444, - "cts__utilizatin__before__dpl": 41.2675, - "design__io__hpwl": 5448923, - "design__violations": 0, - "detailedplace__cpu__total": 46.08, - "detailedplace__design__core__area": 18327.2, - "detailedplace__design__die__area": 19485.1, - "detailedplace__design__instance__area": 7241.11, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 7241.11, - "detailedplace__design__instance__count": 56690, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 56690, - "detailedplace__design__instance__displacement__max": 0.69, - "detailedplace__design__instance__displacement__mean": 0.183, - "detailedplace__design__instance__displacement__total": 10396.2, - "detailedplace__design__instance__utilization": 0.395102, - "detailedplace__design__instance__utilization__stdcell": 0.395102, - "detailedplace__design__io": 218, - "detailedplace__design__nets": 54712, - "detailedplace__design__rows": 501, - "detailedplace__design__rows__asap7sc7p5t": 501, - "detailedplace__design__sites": 1257009, - "detailedplace__design__sites__asap7sc7p5t": 1257009, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 10132400.0, - "detailedplace__dpl__hpwl__delta__percent": 7, - "detailedplace__elapsed_seconds": 34.62, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 672000.0, - "detailedplace__power__internal__total": 0.0667553, - "detailedplace__power__leakage__total": 3.50737e-05, - "detailedplace__power__switching__total": 0.0164316, - "detailedplace__power__total": 0.083222, - "detailedplace__route__wirelength__estimated": 162482, - "detailedplace__runtime__total": "0:34.62", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": -0.000233302, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.281976, - "detailedplace__timing__drv__setup_violation_count": 12, - "detailedplace__timing__fmax": 3560140000.0, - "detailedplace__timing__fmax__clock__mrx_clk_pad_i": 3251470000.0, - "detailedplace__timing__fmax__clock__mtx_clk_pad_i": 3560140000.0, - "detailedplace__timing__fmax__clock__wb_clk_i": 1652380000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 22.8155, - "detailedplace__timing__setup__tns": -58.5028, - "detailedplace__timing__setup__ws": -7.55357, - "detailedplace__utilizatin__before__dpl": 39.5102, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 14, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 3, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 10546, - "detailedroute__route__drc_errors__iter__1": 694, - "detailedroute__route__drc_errors__iter__2": 377, - "detailedroute__route__drc_errors__iter__3": 3, - "detailedroute__route__drc_errors__iter__4": 1, - "detailedroute__route__drc_errors__iter__5": 1, - "detailedroute__route__drc_errors__iter__6": 0, - "detailedroute__route__net": 55303, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 536568, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 536568, - "detailedroute__route__wirelength": 229912, - "detailedroute__route__wirelength__iter__0": 231869, - "detailedroute__route__wirelength__iter__1": 230118, - "detailedroute__route__wirelength__iter__2": 229914, - "detailedroute__route__wirelength__iter__3": 229913, - "detailedroute__route__wirelength__iter__4": 229913, - "detailedroute__route__wirelength__iter__5": 229913, - "detailedroute__route__wirelength__iter__6": 229912, - "finish__clock__skew__hold": 19.6264, - "finish__clock__skew__setup": 18.1552, - "finish__cpu__total": 99.52, - "finish__design__core__area": 18327.2, - "finish__design__die__area": 19485.1, - "finish__design__instance__area": 7563.46, - "finish__design__instance__area__class__clock_buffer": 299.298, - "finish__design__instance__area__class__clock_inverter": 21.7534, - "finish__design__instance__area__class__fill_cell": 10763.7, - "finish__design__instance__area__class__inverter": 96.9424, - "finish__design__instance__area__class__multi_input_combinational_cell": 3720.39, - "finish__design__instance__area__class__sequential_cell": 3183.99, - "finish__design__instance__area__class__tap_cell": 65.8724, - "finish__design__instance__area__class__tie_cell": 54.4563, - "finish__design__instance__area__class__timing_repair_buffer": 120.752, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 7563.46, - "finish__design__instance__count": 145004, - "finish__design__instance__count__class__clock_buffer": 873, - "finish__design__instance__count__class__clock_inverter": 158, - "finish__design__instance__count__class__fill_cell": 87270, - "finish__design__instance__count__class__inverter": 2160, - "finish__design__instance__count__class__multi_input_combinational_cell": 39173, - "finish__design__instance__count__class__sequential_cell": 10546, - "finish__design__instance__count__class__tap_cell": 2259, - "finish__design__instance__count__class__tie_cell": 1245, - "finish__design__instance__count__class__timing_repair_buffer": 1320, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 57734, - "finish__design__instance__utilization": 0.412691, - "finish__design__instance__utilization__stdcell": 0.412691, - "finish__design__io": 218, - "finish__design__nets": 55305, - "finish__design__rows": 501, - "finish__design__rows__asap7sc7p5t": 501, - "finish__design__sites": 1257009, - "finish__design__sites__asap7sc7p5t": 1257009, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.768468, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0015178, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0108468, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0107667, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.759153, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0107667, - "finish__elapsed_seconds": 79.51, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 16, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 3, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 1821472.0, - "finish__power__internal__total": 0.104252, - "finish__power__leakage__total": 3.77722e-05, - "finish__power__switching__total": 0.0363119, - "finish__power__total": 0.140602, - "finish__runtime__total": "1:19.51", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": -0.00958052, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.0325121, - "finish__timing__drv__setup_violation_count": 1, - "finish__timing__fmax": 3494790000.0, - "finish__timing__fmax__clock__mrx_clk_pad_i": 3331370000.0, - "finish__timing__fmax__clock__mtx_clk_pad_i": 3494790000.0, - "finish__timing__fmax__clock__wb_clk_i": 1498690000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 18.9306, - "finish__timing__setup__tns": -0.176831, - "finish__timing__setup__ws": -0.176831, - "finish__timing__wns_percent_delay": -0.050141, - "finish_merge__cpu__total": 4.52, - "finish_merge__elapsed_seconds": 4.93, - "finish_merge__mem__peak": 712928.0, - "finish_merge__runtime__total": "0:04.93", - "floorplan__cpu__total": 41.61, - "floorplan__design__core__area": 18327.2, - "floorplan__design__die__area": 19485.1, - "floorplan__design__instance__area": 7409.1, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 7409.1, - "floorplan__design__instance__count": 57828, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 57828, - "floorplan__design__instance__utilization": 0.404268, - "floorplan__design__instance__utilization__stdcell": 0.404268, - "floorplan__design__io": 216, - "floorplan__design__nets": 58107, - "floorplan__design__rows": 501, - "floorplan__design__rows__asap7sc7p5t": 501, - "floorplan__design__sites": 1257009, - "floorplan__design__sites__asap7sc7p5t": 1257009, - "floorplan__elapsed_seconds": 33.5, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 13, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 437372.0, - "floorplan__power__internal__total": 0.0646371, - "floorplan__power__leakage__total": 3.67102e-05, - "floorplan__power__switching__total": 0.0114646, - "floorplan__power__total": 0.0761384, - "floorplan__runtime__total": "0:33.50", - "floorplan__timing__fmax": 3939630000.0, - "floorplan__timing__fmax__clock__mrx_clk_pad_i": 3200250000.0, - "floorplan__timing__fmax__clock__mtx_clk_pad_i": 3817790000.0, - "floorplan__timing__fmax__clock__wb_clk_i": 3939630000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 22.5237, - "floorplan__timing__setup__tns": -171.739, - "floorplan__timing__setup__ws": -12.476, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__STA-0450": 3, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 369.41, - "globalplace__design__core__area": 18327.2, - "globalplace__design__die__area": 19485.1, - "globalplace__design__instance__area": 7241.11, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 7241.11, - "globalplace__design__instance__count": 56690, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 56690, - "globalplace__design__instance__utilization": 0.395102, - "globalplace__design__instance__utilization__stdcell": 0.395102, - "globalplace__design__io": 218, - "globalplace__design__nets": 54712, - "globalplace__design__rows": 501, - "globalplace__design__rows__asap7sc7p5t": 501, - "globalplace__design__sites": 1257009, - "globalplace__design__sites__asap7sc7p5t": 1257009, - "globalplace__elapsed_seconds": 73.72, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 11, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 991572.0, - "globalplace__power__internal__total": 0.0667654, - "globalplace__power__leakage__total": 3.50737e-05, - "globalplace__power__switching__total": 0.0164465, - "globalplace__power__total": 0.083247, - "globalplace__runtime__total": "1:13.72", - "globalplace__timing__fmax": 3554110000.0, - "globalplace__timing__fmax__clock__mrx_clk_pad_i": 3235040000.0, - "globalplace__timing__fmax__clock__mtx_clk_pad_i": 3554110000.0, - "globalplace__timing__fmax__clock__wb_clk_i": 1656800000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 22.9809, - "globalplace__timing__setup__tns": -90.0501, - "globalplace__timing__setup__ws": -9.11532, - "globalplace_io__cpu__total": 1.58, - "globalplace_io__elapsed_seconds": 1.73, - "globalplace_io__mem__peak": 296704.0, - "globalplace_io__runtime__total": "0:01.73", - "globalplace_skip_io__cpu__total": 188.39, - "globalplace_skip_io__elapsed_seconds": 12.17, - "globalplace_skip_io__mem__peak": 371536.0, - "globalplace_skip_io__runtime__total": "0:12.17", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 18.3772, - "globalroute__clock__skew__setup": 16.9899, - "globalroute__cpu__total": 1237.66, - "globalroute__design__core__area": 18327.2, - "globalroute__design__die__area": 19485.1, - "globalroute__design__instance__area": 7563.46, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 7563.46, - "globalroute__design__instance__count": 57734, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 2, - "globalroute__design__instance__count__stdcell": 57734, - "globalroute__design__instance__displacement__max": 0.27, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0.81, - "globalroute__design__instance__utilization": 0.412691, - "globalroute__design__instance__utilization__stdcell": 0.412691, - "globalroute__design__io": 218, - "globalroute__design__nets": 55305, - "globalroute__design__rows": 501, - "globalroute__design__rows__asap7sc7p5t": 501, - "globalroute__design__sites": 1257009, - "globalroute__design__sites__asap7sc7p5t": 1257009, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 154, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 113.51, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 89, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 73, - "globalroute__flow__warnings__count__STA-0450": 3, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 2.316e-05, - "globalroute__global_route__fastroute__finalization_s": 0.0179434, - "globalroute__global_route__fastroute__initial_rsmt_s": 3.19e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00733742, - "globalroute__global_route__fastroute__new_route_l_s": 5.15e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.6e-07, - "globalroute__global_route__fastroute__route_l_s": 1.133e-05, - "globalroute__global_route__fastroute__route_z_s": 4.1e-07, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 7.87e-06, - "globalroute__global_route__vias": 121, - "globalroute__global_route__wirelength": 312927, - "globalroute__mem__peak": 1496616.0, - "globalroute__power__internal__total": 0.104114, - "globalroute__power__leakage__total": 3.77722e-05, - "globalroute__power__switching__total": 0.0398672, - "globalroute__power__total": 0.144019, - "globalroute__route__net": 55300, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 167929, - "globalroute__runtime__total": "1:53.51", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 1, - "globalroute__timing__drv__max_cap_limit": -0.0501835, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.252052, - "globalroute__timing__drv__setup_violation_count": 18, - "globalroute__timing__fmax": 3369690000.0, - "globalroute__timing__fmax__clock__mrx_clk_pad_i": 3179380000.0, - "globalroute__timing__fmax__clock__mtx_clk_pad_i": 3369690000.0, - "globalroute__timing__fmax__clock__wb_clk_i": 1594540000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 21.4314, - "globalroute__timing__setup__tns": -171.136, - "globalroute__timing__setup__ws": -14.5264, - "globalroute__utilizatin__before__dpl": 41.2691, - "placeopt__cpu__total": 39.26, - "placeopt__design__core__area": 18327.2, - "placeopt__design__die__area": 19485.1, - "placeopt__design__instance__area": 7241.11, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 7241.11, - "placeopt__design__instance__count": 56690, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 56690, - "placeopt__design__instance__utilization": 0.395102, - "placeopt__design__instance__utilization__stdcell": 0.395102, - "placeopt__design__io": 218, - "placeopt__design__nets": 54712, - "placeopt__design__rows": 501, - "placeopt__design__rows__asap7sc7p5t": 501, - "placeopt__design__sites": 1257009, - "placeopt__design__sites__asap7sc7p5t": 1257009, - "placeopt__elapsed_seconds": 26.96, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 10, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 479344.0, - "placeopt__power__internal__total": 0.0667654, - "placeopt__power__leakage__total": 3.50737e-05, - "placeopt__power__switching__total": 0.0164465, - "placeopt__power__total": 0.083247, - "placeopt__runtime__total": "0:26.96", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.00627385, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.294354, - "placeopt__timing__drv__setup_violation_count": 17, - "placeopt__timing__fmax": 3554110000.0, - "placeopt__timing__fmax__clock__mrx_clk_pad_i": 3235040000.0, - "placeopt__timing__fmax__clock__mtx_clk_pad_i": 3554110000.0, - "placeopt__timing__fmax__clock__wb_clk_i": 1656800000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 22.9809, - "placeopt__timing__setup__tns": -90.0501, - "placeopt__timing__setup__ws": -9.11532, - "run__flow__design": "ethmac_lvt", - "run__flow__generate_date": "2026-06-17 07:59", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "ef3e4556-774f-46e2-ab4e-60c93c2da6c5", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "33992b5da1dc882c4608f47bc0409c878a97d6c8", - "synth__cpu__total": 24.64, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 7353.8, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 7353.8, - "synth__design__instance__count": 56585, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 56585, - "synth__design__io": 216, - "synth__design__nets": 56864, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 23.88, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 10, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 380152.0, - "synth__netlist__hash": "0b1dcc331782e587fe4b21d90bfc8961d47c4a16", - "synth__runtime__total": "0:23.88", - "total_elapsed_seconds": 443.36, - "total_time": "0:07:23.360000" -} \ No newline at end of file diff --git a/flow/designs/asap7/ethmac_lvt/rules-base.json b/flow/designs/asap7/ethmac_lvt/rules-base.json index 2f70776370..44fb4fc928 100644 --- a/flow/designs/asap7/ethmac_lvt/rules-base.json +++ b/flow/designs/asap7/ethmac_lvt/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 8418.677166, + "value": 8460.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 8282, + "value": 8327, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 65020, + "value": 65193, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 5654, + "value": 5669, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 5654, + "value": 5669, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -21.4, + "value": -19.0, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -113.0, + "value": -86.3, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -28.9, + "value": -29.5, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -310.0, + "value": -231.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 234030, + "value": 264399, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -19.6, + "value": -15.2, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -94.2, + "value": -60.2, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 8537, + "value": 8698, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json b/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json deleted file mode 100644 index 549ff2db75..0000000000 --- a/flow/designs/asap7/riscv32i-mock-sram/metadata-base-ok.json +++ /dev/null @@ -1,527 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 950.0000", - "vclk_clk: 950.0000" - ], - "cts__clock__skew__hold": 80.6585, - "cts__clock__skew__setup": 80.6585, - "cts__cpu__total": 123.48, - "cts__design__core__area": 3045.7, - "cts__design__die__area": 4269.71, - "cts__design__instance__area": 2060.94, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 752.311, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 1308.63, - "cts__design__instance__count": 10383, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 4, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 51, - "cts__design__instance__count__stdcell": 10379, - "cts__design__instance__displacement__max": 1.296, - "cts__design__instance__displacement__mean": 0.013, - "cts__design__instance__displacement__total": 143.955, - "cts__design__instance__utilization": 0.676671, - "cts__design__instance__utilization__stdcell": 0.570608, - "cts__design__io": 137, - "cts__design__nets": 10247, - "cts__design__rows": 204, - "cts__design__rows__asap7sc7p5t": 204, - "cts__design__sites": 110751, - "cts__design__sites__asap7sc7p5t": 110751, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 112521, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 51.22, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 438952.0, - "cts__power__internal__total": 0.0100761, - "cts__power__leakage__total": 8.85236e-07, - "cts__power__switching__total": 0.00907702, - "cts__power__total": 0.019154, - "cts__route__wirelength__estimated": 43401.5, - "cts__runtime__total": "0:51.22", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.0497198, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.313462, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 1116720000.0, - "cts__timing__fmax__clock__clk": 1065770000.0, - "cts__timing__fmax__clock__vclk_clk": 1116720000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 33.7448, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.575096, - "cts__utilizatin__before__dpl": 42.9664, - "design__io__hpwl": 6449678, - "design__violations": 0, - "detailedplace__cpu__total": 10.46, - "detailedplace__design__core__area": 3045.7, - "detailedplace__design__die__area": 4269.71, - "detailedplace__design__instance__area": 1996.41, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 752.311, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 1244.1, - "detailedplace__design__instance__count": 10191, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 4, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 10187, - "detailedplace__design__instance__displacement__max": 23.998, - "detailedplace__design__instance__displacement__mean": 0.274, - "detailedplace__design__instance__displacement__total": 2791.74, - "detailedplace__design__instance__utilization": 0.655483, - "detailedplace__design__instance__utilization__stdcell": 0.54247, - "detailedplace__design__io": 137, - "detailedplace__design__nets": 10069, - "detailedplace__design__rows": 204, - "detailedplace__design__rows__asap7sc7p5t": 204, - "detailedplace__design__sites": 110751, - "detailedplace__design__sites__asap7sc7p5t": 110751, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 2657600.0, - "detailedplace__dpl__hpwl__delta__percent": 7, - "detailedplace__elapsed_seconds": 7.6, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 11, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 2, - "detailedplace__mem__peak": 284920.0, - "detailedplace__power__internal__total": 0.008269, - "detailedplace__power__leakage__total": 8.18724e-07, - "detailedplace__power__switching__total": 0.00817607, - "detailedplace__power__total": 0.0164459, - "detailedplace__route__wirelength__estimated": 41371.2, - "detailedplace__runtime__total": "0:07.60", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.0388946, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.478929, - "detailedplace__timing__drv__setup_violation_count": 289, - "detailedplace__timing__fmax": 1063000000.0, - "detailedplace__timing__fmax__clock__clk": 1011460000.0, - "detailedplace__timing__fmax__clock__vclk_clk": 1063000000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 32.9605, - "detailedplace__timing__setup__tns": -9854.77, - "detailedplace__timing__setup__ws": -70.0801, - "detailedplace__utilizatin__before__dpl": 40.8476, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 13, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 3525, - "detailedroute__route__drc_errors__iter__1": 638, - "detailedroute__route__drc_errors__iter__2": 534, - "detailedroute__route__drc_errors__iter__3": 15, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 10252, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 120296, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 120296, - "detailedroute__route__wirelength": 56207, - "detailedroute__route__wirelength__iter__0": 56821, - "detailedroute__route__wirelength__iter__1": 56402, - "detailedroute__route__wirelength__iter__2": 56183, - "detailedroute__route__wirelength__iter__3": 56208, - "detailedroute__route__wirelength__iter__4": 56207, - "finish__clock__skew__hold": 59.7542, - "finish__clock__skew__setup": 59.7542, - "finish__cpu__total": 24.74, - "finish__design__core__area": 3045.7, - "finish__design__die__area": 4269.71, - "finish__design__instance__area": 2063.05, - "finish__design__instance__area__class__clock_buffer": 52.5463, - "finish__design__instance__area__class__clock_inverter": 3.77622, - "finish__design__instance__area__class__fill_cell": 304.008, - "finish__design__instance__area__class__inverter": 21.4326, - "finish__design__instance__area__class__macro": 752.311, - "finish__design__instance__area__class__multi_input_combinational_cell": 827.298, - "finish__design__instance__area__class__sequential_cell": 310.729, - "finish__design__instance__area__class__tap_cell": 13.9676, - "finish__design__instance__area__class__tie_cell": 3.01806, - "finish__design__instance__area__class__timing_repair_buffer": 77.9738, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 752.311, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 1310.74, - "finish__design__instance__count": 17508, - "finish__design__instance__count__class__clock_buffer": 127, - "finish__design__instance__count__class__clock_inverter": 8, - "finish__design__instance__count__class__fill_cell": 7118, - "finish__design__instance__count__class__inverter": 479, - "finish__design__instance__count__class__macro": 4, - "finish__design__instance__count__class__multi_input_combinational_cell": 7382, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__tap_cell": 479, - "finish__design__instance__count__class__tie_cell": 69, - "finish__design__instance__count__class__timing_repair_buffer": 786, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 4, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 10386, - "finish__design__instance__utilization": 0.677365, - "finish__design__instance__utilization__stdcell": 0.57153, - "finish__design__io": 137, - "finish__design__nets": 10254, - "finish__design__rows": 204, - "finish__design__rows__asap7sc7p5t": 204, - "finish__design__sites": 110751, - "finish__design__sites__asap7sc7p5t": 110751, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.769322, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00067337, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00381592, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00357543, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.766184, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00357543, - "finish__elapsed_seconds": 13.59, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 15, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 5, - "finish__mem__peak": 562044.0, - "finish__power__internal__total": 0.0101047, - "finish__power__leakage__total": 8.88148e-07, - "finish__power__switching__total": 0.00923075, - "finish__power__total": 0.0193363, - "finish__runtime__total": "0:13.59", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.0369415, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.133842, - "finish__timing__drv__setup_violation_count": 453, - "finish__timing__fmax": 1103580000.0, - "finish__timing__fmax__clock__clk": 1062060000.0, - "finish__timing__fmax__clock__vclk_clk": 1103580000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 33.6894, - "finish__timing__setup__tns": -6187.31, - "finish__timing__setup__ws": -33.7719, - "finish__timing__wns_percent_delay": -3.120498, - "finish_merge__cpu__total": 1.94, - "finish_merge__elapsed_seconds": 2.22, - "finish_merge__mem__peak": 491060.0, - "finish_merge__runtime__total": "0:02.22", - "floorplan__cpu__total": 116.73, - "floorplan__design__core__area": 3045.7, - "floorplan__design__die__area": 4269.71, - "floorplan__design__instance__area": 1910.08, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 752.311, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 1157.77, - "floorplan__design__instance__count": 8989, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 4, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 8985, - "floorplan__design__instance__count__swapped_arithmetic_operator": 1, - "floorplan__design__instance__utilization": 0.627139, - "floorplan__design__instance__utilization__stdcell": 0.504828, - "floorplan__design__io": 135, - "floorplan__design__nets": 9344, - "floorplan__design__rows": 204, - "floorplan__design__rows__asap7sc7p5t": 204, - "floorplan__design__sites": 208896, - "floorplan__design__sites__asap7sc7p5t": 208896, - "floorplan__elapsed_seconds": 31.24, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 14, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 5, - "floorplan__mem__peak": 267344.0, - "floorplan__power__internal__total": 0.0064463, - "floorplan__power__leakage__total": 7.49718e-07, - "floorplan__power__switching__total": 0.00413361, - "floorplan__power__total": 0.0105807, - "floorplan__runtime__total": "0:31.24", - "floorplan__timing__fmax": 574130000.0, - "floorplan__timing__fmax__clock__clk": 259617000.0, - "floorplan__timing__fmax__clock__vclk_clk": 574130000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 31.8296, - "floorplan__timing__setup__tns": -3426570.0, - "floorplan__timing__setup__ws": -2901.82, - "flow__errors__count": 0, - "flow__warnings__count": 11, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__MPL-0055": 1, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 2, - "globalplace__cpu__total": 150.24, - "globalplace__design__core__area": 3045.7, - "globalplace__design__die__area": 4269.71, - "globalplace__design__instance__area": 1996.41, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 752.311, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 1244.1, - "globalplace__design__instance__count": 10191, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 4, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 10187, - "globalplace__design__instance__utilization": 0.655483, - "globalplace__design__instance__utilization__stdcell": 0.54247, - "globalplace__design__io": 137, - "globalplace__design__nets": 10069, - "globalplace__design__rows": 204, - "globalplace__design__rows__asap7sc7p5t": 204, - "globalplace__design__sites": 110751, - "globalplace__design__sites__asap7sc7p5t": 110751, - "globalplace__elapsed_seconds": 18.15, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 13, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 4, - "globalplace__mem__peak": 460864.0, - "globalplace__power__internal__total": 0.00826775, - "globalplace__power__leakage__total": 8.18724e-07, - "globalplace__power__switching__total": 0.00813215, - "globalplace__power__total": 0.0164007, - "globalplace__runtime__total": "0:18.15", - "globalplace__timing__fmax": 1061640000.0, - "globalplace__timing__fmax__clock__clk": 1031840000.0, - "globalplace__timing__fmax__clock__vclk_clk": 1061640000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 32.8735, - "globalplace__timing__setup__tns": -7676.14, - "globalplace__timing__setup__ws": -51.9561, - "globalplace_io__cpu__total": 1.37, - "globalplace_io__elapsed_seconds": 1.45, - "globalplace_io__mem__peak": 221100.0, - "globalplace_io__runtime__total": "0:01.45", - "globalplace_skip_io__cpu__total": 52.38, - "globalplace_skip_io__elapsed_seconds": 3.21, - "globalplace_skip_io__mem__peak": 236452.0, - "globalplace_skip_io__runtime__total": "0:03.21", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 56.9479, - "globalroute__clock__skew__setup": 56.9479, - "globalroute__cpu__total": 370.27, - "globalroute__design__core__area": 3045.7, - "globalroute__design__die__area": 4269.71, - "globalroute__design__instance__area": 2063.05, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 752.311, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 1310.74, - "globalroute__design__instance__count": 10390, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 4, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 6, - "globalroute__design__instance__count__stdcell": 10386, - "globalroute__design__instance__displacement__max": 1.296, - "globalroute__design__instance__displacement__mean": 0.006, - "globalroute__design__instance__displacement__total": 69.174, - "globalroute__design__instance__utilization": 0.677365, - "globalroute__design__instance__utilization__stdcell": 0.57153, - "globalroute__design__io": 137, - "globalroute__design__nets": 10254, - "globalroute__design__rows": 204, - "globalroute__design__rows__asap7sc7p5t": 204, - "globalroute__design__sites": 110751, - "globalroute__design__sites__asap7sc7p5t": 110751, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 62614, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 41.07, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 55, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0104": 41, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00459141, - "globalroute__global_route__fastroute__finalization_s": 0.788957, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00279377, - "globalroute__global_route__fastroute__monotonic_s": 0.00430281, - "globalroute__global_route__fastroute__new_route_l_s": 0.00100006, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00374344, - "globalroute__global_route__fastroute__route_l_s": 0.00153239, - "globalroute__global_route__fastroute__route_z_s": 9.439e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00124644, - "globalroute__global_route__vias": 19475, - "globalroute__global_route__wirelength": 72891, - "globalroute__mem__peak": 606560.0, - "globalroute__power__internal__total": 0.0100963, - "globalroute__power__leakage__total": 8.88148e-07, - "globalroute__power__switching__total": 0.00964685, - "globalroute__power__total": 0.019744, - "globalroute__route__net": 10245, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 43553.3, - "globalroute__runtime__total": "0:41.07", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 2.80874e-05, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.310894, - "globalroute__timing__drv__setup_violation_count": 12, - "globalroute__timing__fmax": 1123380000.0, - "globalroute__timing__fmax__clock__clk": 1089390000.0, - "globalroute__timing__fmax__clock__vclk_clk": 1123380000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 35.0094, - "globalroute__timing__setup__tns": -24.18, - "globalroute__timing__setup__ws": -5.30065, - "globalroute__utilizatin__before__dpl": 43.0358, - "macro_place__wirelength": 24758, - "placeopt__cpu__total": 9.81, - "placeopt__design__core__area": 3045.7, - "placeopt__design__die__area": 4269.71, - "placeopt__design__instance__area": 1996.41, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 752.311, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 1244.1, - "placeopt__design__instance__count": 10191, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 4, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 10187, - "placeopt__design__instance__count__swapped_arithmetic_operator": 0, - "placeopt__design__instance__utilization": 0.655483, - "placeopt__design__instance__utilization__stdcell": 0.54247, - "placeopt__design__io": 137, - "placeopt__design__nets": 10069, - "placeopt__design__rows": 204, - "placeopt__design__rows__asap7sc7p5t": 204, - "placeopt__design__sites": 110751, - "placeopt__design__sites__asap7sc7p5t": 110751, - "placeopt__elapsed_seconds": 6.87, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 12, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__count__RSZ-0020": 1, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 3, - "placeopt__mem__peak": 271636.0, - "placeopt__power__internal__total": 0.00826775, - "placeopt__power__leakage__total": 8.18724e-07, - "placeopt__power__switching__total": 0.00813215, - "placeopt__power__total": 0.0164007, - "placeopt__runtime__total": "0:06.87", - "placeopt__timing__drv__floating__nets": 2, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0666383, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.336946, - "placeopt__timing__drv__setup_violation_count": 305, - "placeopt__timing__fmax": 1061640000.0, - "placeopt__timing__fmax__clock__clk": 1031840000.0, - "placeopt__timing__fmax__clock__vclk_clk": 1061640000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 32.8735, - "placeopt__timing__setup__tns": -7676.14, - "placeopt__timing__setup__ws": -51.9561, - "run__flow__design": "riscv32i-mock-sram", - "run__flow__generate_date": "2026-06-17 07:55", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "f0ae0d3b-9dfd-4582-84cd-c4df0c75abe9", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "787d6a4946b12ba374364f9b9de6770296d04729", - "synth__cpu__total": 25.69, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 1898.98, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 752.311, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1146.67, - "synth__design__instance__count": 8838, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 4, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 8834, - "synth__design__io": 135, - "synth__design__nets": 9207, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 26.76, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 11, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 164712.0, - "synth__netlist__hash": "dcacb109edc520790edef0e3dafa7f41c263bb4f", - "synth__runtime__total": "0:26.76", - "total_elapsed_seconds": 203.38, - "total_time": "0:03:23.380000" -} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i-mock-sram/rules-base.json b/flow/designs/asap7/riscv32i-mock-sram/rules-base.json index 2a525c8a17..5c9537d44a 100644 --- a/flow/designs/asap7/riscv32i-mock-sram/rules-base.json +++ b/flow/designs/asap7/riscv32i-mock-sram/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 1570.0, + "value": 1320.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 2176, + "value": 2296, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 11437, + "value": 11715, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 994, + "value": 1019, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 994, + "value": 1019, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -47.5, + "value": -52.8, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -190.0, + "value": -214.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 63228, + "value": 64638, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -61.6, + "value": -81.3, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -4100.0, + "value": -6380.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 2270, + "value": 2373, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i/metadata-base-ok.json b/flow/designs/asap7/riscv32i/metadata-base-ok.json deleted file mode 100644 index 6350f08a3e..0000000000 --- a/flow/designs/asap7/riscv32i/metadata-base-ok.json +++ /dev/null @@ -1,530 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 950.0000", - "vclk_clk: 950.0000" - ], - "cts__clock__skew__hold": 62.4908, - "cts__clock__skew__setup": 56.0758, - "cts__cpu__total": 79.31, - "cts__design__core__area": 3967.86, - "cts__design__die__area": 5350.48, - "cts__design__instance__area": 2656.26, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 1404.48, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 1251.78, - "cts__design__instance__count": 10433, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 4, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 26, - "cts__design__instance__count__stdcell": 10429, - "cts__design__instance__displacement__max": 0.972, - "cts__design__instance__displacement__mean": 0.004, - "cts__design__instance__displacement__total": 44.569, - "cts__design__instance__utilization": 0.669444, - "cts__design__instance__utilization__stdcell": 0.488332, - "cts__design__io": 137, - "cts__design__nets": 10250, - "cts__design__rows": 233, - "cts__design__rows__asap7sc7p5t": 233, - "cts__design__sites": 115508, - "cts__design__sites__asap7sc7p5t": 115508, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 35240, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 35.94, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 445860.0, - "cts__power__internal__total": 0.0216218, - "cts__power__leakage__total": 0.000516459, - "cts__power__switching__total": 0.00940282, - "cts__power__total": 0.0315411, - "cts__route__wirelength__estimated": 42378.3, - "cts__runtime__total": "0:35.94", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.440276, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.457129, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 1159330000.0, - "cts__timing__fmax__clock__clk": 1061470000.0, - "cts__timing__fmax__clock__vclk_clk": 1159330000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 34.662, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.850875, - "cts__utilizatin__before__dpl": 31.548, - "design__io__hpwl": 8371161, - "design__violations": 0, - "detailedplace__cpu__total": 10.79, - "detailedplace__design__core__area": 3967.86, - "detailedplace__design__die__area": 5350.48, - "detailedplace__design__instance__area": 2595.45, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 1404.48, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 1190.97, - "detailedplace__design__instance__count": 10262, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 4, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 10258, - "detailedplace__design__instance__displacement__max": 39.684, - "detailedplace__design__instance__displacement__mean": 0.268, - "detailedplace__design__instance__displacement__total": 2758.12, - "detailedplace__design__instance__utilization": 0.654118, - "detailedplace__design__instance__utilization__stdcell": 0.464608, - "detailedplace__design__io": 137, - "detailedplace__design__nets": 10089, - "detailedplace__design__rows": 233, - "detailedplace__design__rows__asap7sc7p5t": 233, - "detailedplace__design__sites": 115508, - "detailedplace__design__sites__asap7sc7p5t": 115508, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 2493680.0, - "detailedplace__dpl__hpwl__delta__percent": 6, - "detailedplace__elapsed_seconds": 7.78, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 11, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 2, - "detailedplace__mem__peak": 378360.0, - "detailedplace__power__internal__total": 0.0198456, - "detailedplace__power__leakage__total": 0.000516392, - "detailedplace__power__switching__total": 0.0085115, - "detailedplace__power__total": 0.0288735, - "detailedplace__route__wirelength__estimated": 40923.5, - "detailedplace__runtime__total": "0:07.78", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.437853, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.460799, - "detailedplace__timing__drv__setup_violation_count": 438, - "detailedplace__timing__fmax": 1136730000.0, - "detailedplace__timing__fmax__clock__clk": 1047610000.0, - "detailedplace__timing__fmax__clock__vclk_clk": 1136730000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 34.1928, - "detailedplace__timing__setup__tns": -5419.85, - "detailedplace__timing__setup__ws": -52.3207, - "detailedplace__utilizatin__before__dpl": 30.0154, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 13, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 3533, - "detailedroute__route__drc_errors__iter__1": 603, - "detailedroute__route__drc_errors__iter__2": 434, - "detailedroute__route__drc_errors__iter__3": 35, - "detailedroute__route__drc_errors__iter__4": 3, - "detailedroute__route__drc_errors__iter__5": 3, - "detailedroute__route__drc_errors__iter__6": 0, - "detailedroute__route__net": 10277, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 112836, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 112836, - "detailedroute__route__wirelength": 53044, - "detailedroute__route__wirelength__iter__0": 53533, - "detailedroute__route__wirelength__iter__1": 53144, - "detailedroute__route__wirelength__iter__2": 53037, - "detailedroute__route__wirelength__iter__3": 53043, - "detailedroute__route__wirelength__iter__4": 53044, - "detailedroute__route__wirelength__iter__5": 53044, - "detailedroute__route__wirelength__iter__6": 53044, - "finish__clock__skew__hold": 29.1006, - "finish__clock__skew__setup": 25.8994, - "finish__cpu__total": 22.96, - "finish__design__core__area": 3967.86, - "finish__design__die__area": 5350.48, - "finish__design__instance__area": 2661.58, - "finish__design__instance__area__class__clock_buffer": 54.3688, - "finish__design__instance__area__class__clock_inverter": 1.79334, - "finish__design__instance__area__class__fill_cell": 427.004, - "finish__design__instance__area__class__inverter": 14.9299, - "finish__design__instance__area__class__macro": 1404.48, - "finish__design__instance__area__class__multi_input_combinational_cell": 753.349, - "finish__design__instance__area__class__sequential_cell": 310.729, - "finish__design__instance__area__class__tap_cell": 15.4548, - "finish__design__instance__area__class__tie_cell": 3.01806, - "finish__design__instance__area__class__timing_repair_buffer": 103.46, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 1404.48, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 1257.1, - "finish__design__instance__count": 18692, - "finish__design__instance__count__class__clock_buffer": 133, - "finish__design__instance__count__class__clock_inverter": 5, - "finish__design__instance__count__class__fill_cell": 8230, - "finish__design__instance__count__class__inverter": 335, - "finish__design__instance__count__class__macro": 4, - "finish__design__instance__count__class__multi_input_combinational_cell": 7322, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__tap_cell": 530, - "finish__design__instance__count__class__tie_cell": 69, - "finish__design__instance__count__class__timing_repair_buffer": 1008, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 4, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 10458, - "finish__design__instance__utilization": 0.670785, - "finish__design__instance__utilization__stdcell": 0.490408, - "finish__design__io": 137, - "finish__design__nets": 10279, - "finish__design__rows": 233, - "finish__design__rows__asap7sc7p5t": 233, - "finish__design__sites": 115508, - "finish__design__sites__asap7sc7p5t": 115508, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.768009, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00196703, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0101941, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00942962, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.759806, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00942962, - "finish__elapsed_seconds": 12.99, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 15, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 5, - "finish__mem__peak": 544972.0, - "finish__power__internal__total": 0.0217288, - "finish__power__leakage__total": 0.000516466, - "finish__power__switching__total": 0.00943542, - "finish__power__total": 0.0316806, - "finish__runtime__total": "0:12.99", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.401422, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.30189, - "finish__timing__drv__setup_violation_count": 743, - "finish__timing__fmax": 1143460000.0, - "finish__timing__fmax__clock__clk": 1070400000.0, - "finish__timing__fmax__clock__vclk_clk": 1143460000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 34.5875, - "finish__timing__setup__tns": -10417, - "finish__timing__setup__ws": -33.7068, - "finish__timing__wns_percent_delay": -3.090766, - "finish_merge__cpu__total": 1.9, - "finish_merge__elapsed_seconds": 2.16, - "finish_merge__mem__peak": 486124.0, - "finish_merge__runtime__total": "0:02.16", - "floorplan__cpu__total": 70.96, - "floorplan__design__core__area": 3967.86, - "floorplan__design__die__area": 5350.48, - "floorplan__design__instance__area": 2483.84, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 1404.48, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 1079.36, - "floorplan__design__instance__count": 8787, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 4, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 8783, - "floorplan__design__instance__count__swapped_arithmetic_operator": 1, - "floorplan__design__instance__utilization": 0.625989, - "floorplan__design__instance__utilization__stdcell": 0.421068, - "floorplan__design__io": 135, - "floorplan__design__nets": 9142, - "floorplan__design__rows": 233, - "floorplan__design__rows__asap7sc7p5t": 233, - "floorplan__design__sites": 272144, - "floorplan__design__sites__asap7sc7p5t": 272144, - "floorplan__elapsed_seconds": 27.35, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 14, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 5, - "floorplan__mem__peak": 263376.0, - "floorplan__power__internal__total": 0.0183018, - "floorplan__power__leakage__total": 0.000516304, - "floorplan__power__switching__total": 0.00511262, - "floorplan__power__total": 0.0239307, - "floorplan__runtime__total": "0:27.35", - "floorplan__timing__fmax": 614056000.0, - "floorplan__timing__fmax__clock__clk": 524737000.0, - "floorplan__timing__fmax__clock__vclk_clk": 614056000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 33.0273, - "floorplan__timing__setup__tns": -992791, - "floorplan__timing__setup__ws": -955.716, - "flow__errors__count": 0, - "flow__warnings__count": 11, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__MPL-0055": 1, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 2, - "globalplace__cpu__total": 96.12, - "globalplace__design__core__area": 3967.86, - "globalplace__design__die__area": 5350.48, - "globalplace__design__instance__area": 2595.45, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 1404.48, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 1190.97, - "globalplace__design__instance__count": 10262, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 4, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 10258, - "globalplace__design__instance__utilization": 0.654118, - "globalplace__design__instance__utilization__stdcell": 0.464608, - "globalplace__design__io": 137, - "globalplace__design__nets": 10089, - "globalplace__design__rows": 233, - "globalplace__design__rows__asap7sc7p5t": 233, - "globalplace__design__sites": 115508, - "globalplace__design__sites__asap7sc7p5t": 115508, - "globalplace__elapsed_seconds": 16.16, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 13, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 4, - "globalplace__mem__peak": 462408.0, - "globalplace__power__internal__total": 0.0198451, - "globalplace__power__leakage__total": 0.000516392, - "globalplace__power__switching__total": 0.00843407, - "globalplace__power__total": 0.0287956, - "globalplace__runtime__total": "0:16.16", - "globalplace__timing__fmax": 1131420000.0, - "globalplace__timing__fmax__clock__clk": 1071350000.0, - "globalplace__timing__fmax__clock__vclk_clk": 1131420000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 34.115, - "globalplace__timing__setup__tns": -6149.8, - "globalplace__timing__setup__ws": -31.2662, - "globalplace_io__cpu__total": 1.31, - "globalplace_io__elapsed_seconds": 1.45, - "globalplace_io__mem__peak": 220240.0, - "globalplace_io__runtime__total": "0:01.45", - "globalplace_skip_io__cpu__total": 53.6, - "globalplace_skip_io__elapsed_seconds": 3.23, - "globalplace_skip_io__mem__peak": 235372.0, - "globalplace_skip_io__runtime__total": "0:03.23", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 22.8544, - "globalroute__clock__skew__setup": 18.4716, - "globalroute__cpu__total": 374.74, - "globalroute__design__core__area": 3967.86, - "globalroute__design__die__area": 5350.48, - "globalroute__design__instance__area": 2661.58, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 1404.48, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 1257.1, - "globalroute__design__instance__count": 10462, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 4, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 24, - "globalroute__design__instance__count__stdcell": 10458, - "globalroute__design__instance__displacement__max": 1.08, - "globalroute__design__instance__displacement__mean": 0.006, - "globalroute__design__instance__displacement__total": 71.874, - "globalroute__design__instance__utilization": 0.670785, - "globalroute__design__instance__utilization__stdcell": 0.490408, - "globalroute__design__io": 137, - "globalroute__design__nets": 10279, - "globalroute__design__rows": 233, - "globalroute__design__rows__asap7sc7p5t": 233, - "globalroute__design__sites": 115508, - "globalroute__design__sites__asap7sc7p5t": 115508, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 47697, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 46.68, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 55, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0104": 41, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00398592, - "globalroute__global_route__fastroute__finalization_s": 0.673715, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.0023862, - "globalroute__global_route__fastroute__monotonic_s": 0.00425188, - "globalroute__global_route__fastroute__new_route_l_s": 0.000874561, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.1e-07, - "globalroute__global_route__fastroute__route_l_s": 0.0013551, - "globalroute__global_route__fastroute__route_z_s": 9.013e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00108435, - "globalroute__global_route__vias": 16442, - "globalroute__global_route__wirelength": 69147, - "globalroute__mem__peak": 689624.0, - "globalroute__power__internal__total": 0.0217253, - "globalroute__power__leakage__total": 0.000516466, - "globalroute__power__switching__total": 0.00997573, - "globalroute__power__total": 0.0322175, - "globalroute__route__net": 10248, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 42531.5, - "globalroute__runtime__total": "0:46.68", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.39799, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.44551, - "globalroute__timing__drv__setup_violation_count": 25, - "globalroute__timing__fmax": 1161450000.0, - "globalroute__timing__fmax__clock__clk": 1091530000.0, - "globalroute__timing__fmax__clock__vclk_clk": 1161450000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 35.9246, - "globalroute__timing__setup__tns": -31.9417, - "globalroute__timing__setup__ws": -2.31637, - "globalroute__utilizatin__before__dpl": 31.6821, - "macro_place__wirelength": 25927.4, - "placeopt__cpu__total": 9.83, - "placeopt__design__core__area": 3967.86, - "placeopt__design__die__area": 5350.48, - "placeopt__design__instance__area": 2595.45, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 1404.48, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 1190.97, - "placeopt__design__instance__count": 10262, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 4, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 10258, - "placeopt__design__instance__count__swapped_arithmetic_operator": 0, - "placeopt__design__instance__utilization": 0.654118, - "placeopt__design__instance__utilization__stdcell": 0.464608, - "placeopt__design__io": 137, - "placeopt__design__nets": 10089, - "placeopt__design__rows": 233, - "placeopt__design__rows__asap7sc7p5t": 233, - "placeopt__design__sites": 115508, - "placeopt__design__sites__asap7sc7p5t": 115508, - "placeopt__elapsed_seconds": 6.81, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 11, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 276844.0, - "placeopt__power__internal__total": 0.0198451, - "placeopt__power__leakage__total": 0.000516392, - "placeopt__power__switching__total": 0.00843407, - "placeopt__power__total": 0.0287956, - "placeopt__runtime__total": "0:06.81", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.438756, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.466472, - "placeopt__timing__drv__setup_violation_count": 498, - "placeopt__timing__fmax": 1131420000.0, - "placeopt__timing__fmax__clock__clk": 1071350000.0, - "placeopt__timing__fmax__clock__vclk_clk": 1131420000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 34.115, - "placeopt__timing__setup__tns": -6149.8, - "placeopt__timing__setup__ws": -31.2662, - "run__flow__design": "riscv32i", - "run__flow__generate_date": "2026-06-17 07:53", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "083df5a9-60f4-44ad-81f8-73decc0a59fc", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "1b153640320fe931005e9414a100c25715206b08", - "synth__cpu__total": 25.28, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 2472.32, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 1404.48, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1067.84, - "synth__design__instance__count": 8636, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 4, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 8632, - "synth__design__io": 135, - "synth__design__nets": 9005, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 26.42, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 11, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 164808.0, - "synth__netlist__hash": "3cda72525274bb1b952aec8e0a640cf60c42b6da", - "synth__runtime__total": "0:26.42", - "total_elapsed_seconds": 186.97, - "total_time": "0:03:06.970000" -} \ No newline at end of file diff --git a/flow/designs/asap7/riscv32i/rules-base.json b/flow/designs/asap7/riscv32i/rules-base.json index 5643d76b66..6cf0d7bc67 100644 --- a/flow/designs/asap7/riscv32i/rules-base.json +++ b/flow/designs/asap7/riscv32i/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 2810.0, + "value": 1230.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 2982, + "value": 2985, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 11777, + "value": 11797, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1024, + "value": 1026, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1024, + "value": 1026, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -47.5, + "value": -49.8, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -190.0, + "value": -222.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 61129, + "value": 61001, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -47.5, + "value": -81.2, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -6740.0, + "value": -10600.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 3052, + "value": 3061, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/asap7/uart/metadata-base-ok.json b/flow/designs/asap7/uart/metadata-base-ok.json deleted file mode 100644 index 62566d6b5e..0000000000 --- a/flow/designs/asap7/uart/metadata-base-ok.json +++ /dev/null @@ -1,496 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 270.0000", - "vclk_clk: 270.0000" - ], - "cts__clock__skew__hold": 8.94516, - "cts__clock__skew__setup": 3.84535, - "cts__cpu__total": 6.58, - "cts__design__core__area": 221.324, - "cts__design__die__area": 289, - "cts__design__instance__area": 101.593, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 101.593, - "cts__design__instance__count": 923, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 41, - "cts__design__instance__count__stdcell": 923, - "cts__design__instance__displacement__max": 0.81, - "cts__design__instance__displacement__mean": 0.051, - "cts__design__instance__displacement__total": 47.282, - "cts__design__instance__utilization": 0.459025, - "cts__design__instance__utilization__stdcell": 0.459025, - "cts__design__io": 46, - "cts__design__nets": 847, - "cts__design__rows": 55, - "cts__design__rows__asap7sc7p5t": 55, - "cts__design__sites": 15180, - "cts__design__sites__asap7sc7p5t": 15180, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 45015, - "cts__dpl__hpwl__delta__percent": 3, - "cts__elapsed_seconds": 6.24, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 11, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__count__STA-1212": 1001, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 246392.0, - "cts__power__internal__total": 0.00157344, - "cts__power__leakage__total": 1.09565e-07, - "cts__power__switching__total": 0.000893682, - "cts__power__total": 0.00246723, - "cts__route__wirelength__estimated": 1436.55, - "cts__runtime__total": "0:06.24", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.859634, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.758526, - "cts__timing__drv__setup_violation_count": 64, - "cts__timing__fmax": 3302410000.0, - "cts__timing__fmax__clock__clk": 3302410000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 60.5083, - "cts__timing__setup__tns": -1399.45, - "cts__timing__setup__ws": -34.1429, - "cts__utilizatin__before__dpl": 45.9025, - "design__io__hpwl": 258099, - "design__violations": 0, - "detailedplace__cpu__total": 1.77, - "detailedplace__design__core__area": 221.324, - "detailedplace__design__die__area": 289, - "detailedplace__design__instance__area": 93.8223, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 93.8223, - "detailedplace__design__instance__count": 867, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 867, - "detailedplace__design__instance__displacement__max": 0.677, - "detailedplace__design__instance__displacement__mean": 0.175, - "detailedplace__design__instance__displacement__total": 151.952, - "detailedplace__design__instance__utilization": 0.423913, - "detailedplace__design__instance__utilization__stdcell": 0.423913, - "detailedplace__design__io": 46, - "detailedplace__design__nets": 798, - "detailedplace__design__rows": 55, - "detailedplace__design__rows__asap7sc7p5t": 55, - "detailedplace__design__sites": 15180, - "detailedplace__design__sites__asap7sc7p5t": 15180, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 136089, - "detailedplace__dpl__hpwl__delta__percent": 12, - "detailedplace__elapsed_seconds": 1.79, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 10, - "detailedplace__flow__warnings__count__STA-1212": 1001, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 208664.0, - "detailedplace__power__internal__total": 0.0014576, - "detailedplace__power__leakage__total": 9.36633e-08, - "detailedplace__power__switching__total": 0.000725749, - "detailedplace__power__total": 0.00218345, - "detailedplace__route__wirelength__estimated": 1303.67, - "detailedplace__runtime__total": "0:01.79", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.854751, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.755314, - "detailedplace__timing__drv__setup_violation_count": 67, - "detailedplace__timing__fmax": 3243920000.0, - "detailedplace__timing__fmax__clock__clk": 3243920000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 60.8412, - "detailedplace__timing__setup__tns": -2003.15, - "detailedplace__timing__setup__ws": -59.7901, - "detailedplace__utilizatin__before__dpl": 42.3913, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1212": 1001, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 152, - "detailedroute__route__drc_errors__iter__1": 5, - "detailedroute__route__drc_errors__iter__2": 11, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__net": 848, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 6628, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 6628, - "detailedroute__route__wirelength": 1629, - "detailedroute__route__wirelength__iter__0": 1653, - "detailedroute__route__wirelength__iter__1": 1631, - "detailedroute__route__wirelength__iter__2": 1629, - "detailedroute__route__wirelength__iter__3": 1629, - "finish__clock__skew__hold": 9.48166, - "finish__clock__skew__setup": 4.41928, - "finish__cpu__total": 3.16, - "finish__design__core__area": 221.324, - "finish__design__die__area": 289, - "finish__design__instance__area": 102.891, - "finish__design__instance__area__class__clock_buffer": 0.99144, - "finish__design__instance__area__class__clock_inverter": 0.75816, - "finish__design__instance__area__class__fill_cell": 118.433, - "finish__design__instance__area__class__inverter": 2.187, - "finish__design__instance__area__class__multi_input_combinational_cell": 49.8928, - "finish__design__instance__area__class__sequential_cell": 23.0364, - "finish__design__instance__area__class__tap_cell": 3.2076, - "finish__design__instance__area__class__timing_repair_buffer": 22.8177, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 102.891, - "finish__design__instance__count": 1928, - "finish__design__instance__count__class__clock_buffer": 10, - "finish__design__instance__count__class__clock_inverter": 6, - "finish__design__instance__count__class__fill_cell": 1002, - "finish__design__instance__count__class__inverter": 46, - "finish__design__instance__count__class__multi_input_combinational_cell": 444, - "finish__design__instance__count__class__sequential_cell": 79, - "finish__design__instance__count__class__tap_cell": 110, - "finish__design__instance__count__class__timing_repair_buffer": 231, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 926, - "finish__design__instance__utilization": 0.464888, - "finish__design__instance__utilization__stdcell": 0.464888, - "finish__design__io": 46, - "finish__design__nets": 850, - "finish__design__rows": 55, - "finish__design__rows__asap7sc7p5t": 55, - "finish__design__sites": 15180, - "finish__design__sites__asap7sc7p5t": 15180, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 0.697613, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00241796, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00717472, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00730076, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.692825, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00730076, - "finish__elapsed_seconds": 3.07, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 14, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1212": 1001, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 275952.0, - "finish__power__internal__total": 0.00158629, - "finish__power__leakage__total": 1.12197e-07, - "finish__power__switching__total": 0.000882483, - "finish__power__total": 0.00246889, - "finish__runtime__total": "0:03.07", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.863438, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.769867, - "finish__timing__drv__setup_violation_count": 63, - "finish__timing__fmax": 3308610000.0, - "finish__timing__fmax__clock__clk": 3308610000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 60.236, - "finish__timing__setup__tns": -1395.03, - "finish__timing__setup__ws": -35.5636, - "finish__timing__wns_percent_delay": -9.93559, - "finish_merge__cpu__total": 1.41, - "finish_merge__elapsed_seconds": 1.57, - "finish_merge__mem__peak": 440084.0, - "finish_merge__runtime__total": "0:01.57", - "floorplan__cpu__total": 2.55, - "floorplan__design__core__area": 221.324, - "floorplan__design__die__area": 289, - "floorplan__design__instance__area": 77.1428, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 77.1428, - "floorplan__design__instance__count": 598, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 598, - "floorplan__design__instance__utilization": 0.348551, - "floorplan__design__instance__utilization__stdcell": 0.348551, - "floorplan__design__io": 44, - "floorplan__design__nets": 637, - "floorplan__design__rows": 55, - "floorplan__design__rows__asap7sc7p5t": 55, - "floorplan__design__sites": 15180, - "floorplan__design__sites__asap7sc7p5t": 15180, - "floorplan__elapsed_seconds": 2.36, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 12, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__count__STA-1212": 1001, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 221832.0, - "floorplan__power__internal__total": 0.00124435, - "floorplan__power__leakage__total": 7.10251e-08, - "floorplan__power__switching__total": 0.000565796, - "floorplan__power__total": 0.00181022, - "floorplan__runtime__total": "0:02.36", - "floorplan__timing__fmax": 3047990000.0, - "floorplan__timing__fmax__clock__clk": 3047990000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 58.2824, - "floorplan__timing__setup__tns": -1565.66, - "floorplan__timing__setup__ws": -58.0855, - "flow__errors__count": 0, - "flow__warnings__count": 10, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1212": 1001, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 7.8, - "globalplace__design__core__area": 221.324, - "globalplace__design__die__area": 289, - "globalplace__design__instance__area": 93.8223, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 93.8223, - "globalplace__design__instance__count": 867, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 867, - "globalplace__design__instance__utilization": 0.423913, - "globalplace__design__instance__utilization__stdcell": 0.423913, - "globalplace__design__io": 46, - "globalplace__design__nets": 798, - "globalplace__design__rows": 55, - "globalplace__design__rows__asap7sc7p5t": 55, - "globalplace__design__sites": 15180, - "globalplace__design__sites__asap7sc7p5t": 15180, - "globalplace__elapsed_seconds": 2.17, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 10, - "globalplace__flow__warnings__count__STA-1212": 1001, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 340976.0, - "globalplace__power__internal__total": 0.00145755, - "globalplace__power__leakage__total": 9.36633e-08, - "globalplace__power__switching__total": 0.00072504, - "globalplace__power__total": 0.00218269, - "globalplace__runtime__total": "0:02.17", - "globalplace__timing__fmax": 3220300000.0, - "globalplace__timing__fmax__clock__clk": 3220300000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 60.0623, - "globalplace__timing__setup__tns": -2055.48, - "globalplace__timing__setup__ws": -58.8588, - "globalplace_io__cpu__total": 1.3, - "globalplace_io__elapsed_seconds": 1.4, - "globalplace_io__mem__peak": 202680.0, - "globalplace_io__runtime__total": "0:01.40", - "globalplace_skip_io__cpu__total": 6.77, - "globalplace_skip_io__elapsed_seconds": 1.56, - "globalplace_skip_io__mem__peak": 204184.0, - "globalplace_skip_io__runtime__total": "0:01.56", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 8.92725, - "globalroute__clock__skew__setup": 4.05369, - "globalroute__cpu__total": 78.22, - "globalroute__design__core__area": 221.324, - "globalroute__design__die__area": 289, - "globalroute__design__instance__area": 102.891, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 102.891, - "globalroute__design__instance__count": 926, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 7, - "globalroute__design__instance__count__stdcell": 926, - "globalroute__design__instance__displacement__max": 0.864, - "globalroute__design__instance__displacement__mean": 0.022, - "globalroute__design__instance__displacement__total": 21.222, - "globalroute__design__instance__utilization": 0.464888, - "globalroute__design__instance__utilization__stdcell": 0.464888, - "globalroute__design__io": 46, - "globalroute__design__nets": 850, - "globalroute__design__rows": 55, - "globalroute__design__rows__asap7sc7p5t": 55, - "globalroute__design__sites": 15180, - "globalroute__design__sites__asap7sc7p5t": 15180, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 17875, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 6.95, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 19, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 5, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1212": 1001, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000280811, - "globalroute__global_route__fastroute__finalization_s": 0.00786926, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00019974, - "globalroute__global_route__fastroute__monotonic_s": 0.00137447, - "globalroute__global_route__fastroute__new_route_l_s": 2.625e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.6e-07, - "globalroute__global_route__fastroute__route_l_s": 4.214e-05, - "globalroute__global_route__fastroute__route_z_s": 5.99e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 4.305e-05, - "globalroute__global_route__vias": 1146, - "globalroute__global_route__wirelength": 2738, - "globalroute__mem__peak": 363336.0, - "globalroute__power__internal__total": 0.00158757, - "globalroute__power__leakage__total": 1.12197e-07, - "globalroute__power__switching__total": 0.000995519, - "globalroute__power__total": 0.0025832, - "globalroute__route__net": 845, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 1454.78, - "globalroute__runtime__total": "0:06.95", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.846008, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.752971, - "globalroute__timing__drv__setup_violation_count": 69, - "globalroute__timing__fmax": 3172640000.0, - "globalroute__timing__fmax__clock__clk": 3172640000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 63.6183, - "globalroute__timing__setup__tns": -2032.54, - "globalroute__timing__setup__ws": -45.1954, - "globalroute__utilizatin__before__dpl": 46.4888, - "placeopt__cpu__total": 1.73, - "placeopt__design__core__area": 221.324, - "placeopt__design__die__area": 289, - "placeopt__design__instance__area": 93.8223, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 93.8223, - "placeopt__design__instance__count": 867, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 867, - "placeopt__design__instance__utilization": 0.423913, - "placeopt__design__instance__utilization__stdcell": 0.423913, - "placeopt__design__io": 46, - "placeopt__design__nets": 798, - "placeopt__design__rows": 55, - "placeopt__design__rows__asap7sc7p5t": 55, - "placeopt__design__sites": 15180, - "placeopt__design__sites__asap7sc7p5t": 15180, - "placeopt__elapsed_seconds": 1.71, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 10, - "placeopt__flow__warnings__count__STA-1212": 1001, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 220880.0, - "placeopt__power__internal__total": 0.00145755, - "placeopt__power__leakage__total": 9.36633e-08, - "placeopt__power__switching__total": 0.00072504, - "placeopt__power__total": 0.00218269, - "placeopt__runtime__total": "0:01.71", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.853683, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.756854, - "placeopt__timing__drv__setup_violation_count": 67, - "placeopt__timing__fmax": 3220300000.0, - "placeopt__timing__fmax__clock__clk": 3220300000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 60.0623, - "placeopt__timing__setup__tns": -2055.48, - "placeopt__timing__setup__ws": -58.8588, - "run__flow__design": "uart", - "run__flow__generate_date": "2026-06-17 07:47", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "asap7", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ps", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "54fc5da6-9151-4ad2-974b-bbefb20d9035", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "9d22ef80013103403a033908fb53508a1d450230", - "synth__cpu__total": 2.4, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 75.0433, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 75.0433, - "synth__design__instance__count": 598, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 598, - "synth__design__io": 44, - "synth__design__nets": 637, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 2.75, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 10, - "synth__flow__warnings__count__STA-1212": 1001, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 152244.0, - "synth__netlist__hash": "ce0d25d00d85be55467e23ccf3d02f7dbb38fd93", - "synth__runtime__total": "0:02.75", - "total_elapsed_seconds": 31.57, - "total_time": "0:00:31.570000" -} \ No newline at end of file diff --git a/flow/designs/asap7/uart/rules-base.json b/flow/designs/asap7/uart/rules-base.json index db675b5633..922ea184f3 100644 --- a/flow/designs/asap7/uart/rules-base.json +++ b/flow/designs/asap7/uart/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 82.7, + "value": 86.3, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 100, + "value": 108, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 912, + "value": 997, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 73, + "value": 87, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 73, + "value": 87, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -36.3, + "value": -47.6, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -1480.0, + "value": -1450.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,7 +58,7 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -62.2, + "value": -58.7, "compare": ">=" }, "globalroute__timing__setup__tns": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1673, + "value": 1873, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -46.8, + "value": -49.1, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -1310.0, + "value": -1450.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 109, + "value": 118, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/gf180/aes-hybrid/metadata-base-ok.json b/flow/designs/gf180/aes-hybrid/metadata-base-ok.json deleted file mode 100644 index 2aa60b5267..0000000000 --- a/flow/designs/gf180/aes-hybrid/metadata-base-ok.json +++ /dev/null @@ -1,536 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 3.0000", - "vclk_clk: 3.0000" - ], - "cts__clock__skew__hold": 0.129023, - "cts__clock__skew__setup": 0.0800564, - "cts__cpu__total": 68.16, - "cts__design__core__area": 1317880.0, - "cts__design__die__area": 1339930.0, - "cts__design__instance__area": 599477, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 599477, - "cts__design__instance__count": 18237, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 151, - "cts__design__instance__count__stdcell": 18237, - "cts__design__instance__displacement__max": 28.56, - "cts__design__instance__displacement__mean": 0.6335, - "cts__design__instance__displacement__total": 11556.9, - "cts__design__instance__utilization": 0.45488, - "cts__design__instance__utilization__stdcell": 0.45488, - "cts__design__io": 390, - "cts__design__nets": 17438, - "cts__design__rows": 382, - "cts__design__rows__GF018hv5v_green_sc9": 128, - "cts__design__rows__GF018hv5v_mcu_sc7": 127, - "cts__design__rows__sc9sc7": 127, - "cts__design__sites": 786538, - "cts__design__sites__GF018hv5v_green_sc9": 263552, - "cts__design__sites__GF018hv5v_mcu_sc7": 261493, - "cts__design__sites__sc9sc7": 261493, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 15406600.0, - "cts__dpl__hpwl__delta__percent": 1, - "cts__elapsed_seconds": 36.72, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 327388.0, - "cts__power__internal__total": 5.67757, - "cts__power__leakage__total": 4.27592e-06, - "cts__power__switching__total": 5.31365, - "cts__power__total": 10.9912, - "cts__route__wirelength__estimated": 1128040.0, - "cts__runtime__total": "0:36.72", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.861951, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.423512, - "cts__timing__drv__setup_violation_count": 163, - "cts__timing__fmax": 261980000.0, - "cts__timing__fmax__clock__clk": 261980000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.54365, - "cts__timing__setup__tns": -121.496, - "cts__timing__setup__ws": -0.81709, - "cts__utilizatin__before__dpl": 45.488, - "design__io__hpwl": 313281885, - "detailedplace__cpu__total": 4.2, - "detailedplace__design__core__area": 1317880.0, - "detailedplace__design__die__area": 1339930.0, - "detailedplace__design__instance__area": 570866, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 570866, - "detailedplace__design__instance__count": 18006, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 18006, - "detailedplace__design__instance__displacement__max": 60.352, - "detailedplace__design__instance__displacement__mean": 5.2055, - "detailedplace__design__instance__displacement__total": 93738.1, - "detailedplace__design__instance__utilization": 0.433171, - "detailedplace__design__instance__utilization__stdcell": 0.433171, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 17235, - "detailedplace__design__rows": 382, - "detailedplace__design__rows__GF018hv5v_green_sc9": 128, - "detailedplace__design__rows__GF018hv5v_mcu_sc7": 127, - "detailedplace__design__rows__sc9sc7": 127, - "detailedplace__design__sites": 786538, - "detailedplace__design__sites__GF018hv5v_green_sc9": 263552, - "detailedplace__design__sites__GF018hv5v_mcu_sc7": 261493, - "detailedplace__design__sites__sc9sc7": 261493, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 160012000.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 3.11, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 291464.0, - "detailedplace__power__internal__total": 5.41016, - "detailedplace__power__leakage__total": 4.10536e-06, - "detailedplace__power__switching__total": 5.08354, - "detailedplace__power__total": 10.4937, - "detailedplace__route__wirelength__estimated": 1088250.0, - "detailedplace__runtime__total": "0:03.11", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.861748, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.42412, - "detailedplace__timing__drv__setup_violation_count": 164, - "detailedplace__timing__fmax": 213153000.0, - "detailedplace__timing__fmax__clock__clk": 213153000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.547586, - "detailedplace__timing__setup__tns": -155.387, - "detailedplace__timing__setup__ws": -1.69147, - "detailedplace__utilizatin__before__dpl": 43.3171, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 3, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 9, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 9.174e-06, - "detailedroute__global_route__fastroute__finalization_s": 3.5473e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 1.7867e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.000830154, - "detailedroute__global_route__fastroute__new_route_l_s": 1.271e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, - "detailedroute__global_route__fastroute__route_l_s": 6.42e-06, - "detailedroute__global_route__fastroute__route_z_s": 1.422e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 4.106e-06, - "detailedroute__global_route__vias": 11, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 1, - "detailedroute__route__drc_errors__iter__1": 1, - "detailedroute__route__drc_errors__iter__2": 1, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 17650, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 113989, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 113989, - "detailedroute__route__wirelength": 1289958, - "detailedroute__route__wirelength__iter__0": 1289955, - "detailedroute__route__wirelength__iter__1": 1289957, - "detailedroute__route__wirelength__iter__2": 1289957, - "detailedroute__route__wirelength__iter__3": 1289958, - "detailedroute__route__wirelength__iter__4": 1289941, - "detailedroute__utilizatin__before__dpl": 47.8928, - "finish__clock__skew__hold": 0.146367, - "finish__clock__skew__setup": 0.104204, - "finish__cpu__total": 17.98, - "finish__design__core__area": 1317880.0, - "finish__design__die__area": 1339930.0, - "finish__design__instance__area": 631170, - "finish__design__instance__area__class__antenna_cell": 39.5136, - "finish__design__instance__area__class__clock_buffer": 7093, - "finish__design__instance__area__class__clock_inverter": 708.109, - "finish__design__instance__area__class__endcap_cell": 1445.07, - "finish__design__instance__area__class__inverter": 19734.2, - "finish__design__instance__area__class__multi_input_combinational_cell": 389884, - "finish__design__instance__area__class__sequential_cell": 41884.1, - "finish__design__instance__area__class__tap_cell": 4391.65, - "finish__design__instance__area__class__timing_repair_buffer": 165945, - "finish__design__instance__area__class__timing_repair_inverter": 45.1584, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 631170, - "finish__design__instance__count": 18458, - "finish__design__instance__count__class__antenna_cell": 7, - "finish__design__instance__count__class__clock_buffer": 44, - "finish__design__instance__count__class__clock_inverter": 18, - "finish__design__instance__count__class__endcap_cell": 256, - "finish__design__instance__count__class__inverter": 1016, - "finish__design__instance__count__class__multi_input_combinational_cell": 13062, - "finish__design__instance__count__class__sequential_cell": 562, - "finish__design__instance__count__class__tap_cell": 778, - "finish__design__instance__count__class__timing_repair_buffer": 2713, - "finish__design__instance__count__class__timing_repair_inverter": 2, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 18458, - "finish__design__instance__utilization": 0.478928, - "finish__design__instance__utilization__stdcell": 0.478928, - "finish__design__io": 390, - "finish__design__nets": 17652, - "finish__design__rows": 382, - "finish__design__rows__GF018hv5v_green_sc9": 128, - "finish__design__rows__GF018hv5v_mcu_sc7": 127, - "finish__design__rows__sc9sc7": 127, - "finish__design__sites": 786538, - "finish__design__sites__GF018hv5v_green_sc9": 263552, - "finish__design__sites__GF018hv5v_mcu_sc7": 261493, - "finish__design__sites__sc9sc7": 261493, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49715, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00267072, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00435, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00414313, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49565, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00414313, - "finish__elapsed_seconds": 15.45, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 654680.0, - "finish__power__internal__total": 6.01797, - "finish__power__leakage__total": 4.44638e-06, - "finish__power__switching__total": 5.80765, - "finish__power__total": 11.8256, - "finish__runtime__total": "0:15.45", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.812429, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.402246, - "finish__timing__drv__setup_violation_count": 163, - "finish__timing__fmax": 253432000.0, - "finish__timing__fmax__clock__clk": 253432000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.542752, - "finish__timing__setup__tns": -129.516, - "finish__timing__setup__ws": -0.945826, - "finish__timing__wns_percent_delay": -21.13614, - "finish_merge__cpu__total": 5.66, - "finish_merge__elapsed_seconds": 5.76, - "finish_merge__mem__peak": 524824.0, - "finish_merge__runtime__total": "0:05.76", - "floorplan__cpu__total": 36.68, - "floorplan__design__core__area": 1317880.0, - "floorplan__design__die__area": 1339930.0, - "floorplan__design__instance__area": 412787, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 412787, - "floorplan__design__instance__count": 15341, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 15341, - "floorplan__design__instance__utilization": 0.313221, - "floorplan__design__instance__utilization__stdcell": 0.313221, - "floorplan__design__io": 388, - "floorplan__design__nets": 15602, - "floorplan__design__rows": 382, - "floorplan__design__rows__GF018hv5v_green_sc9": 128, - "floorplan__design__rows__GF018hv5v_mcu_sc7": 127, - "floorplan__design__rows__sc9sc7": 127, - "floorplan__design__sites": 786538, - "floorplan__design__sites__GF018hv5v_green_sc9": 263552, - "floorplan__design__sites__GF018hv5v_mcu_sc7": 261493, - "floorplan__design__sites__sc9sc7": 261493, - "floorplan__elapsed_seconds": 23.14, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 234716.0, - "floorplan__power__internal__total": 3.51005, - "floorplan__power__leakage__total": 3.21659e-06, - "floorplan__power__switching__total": 2.89465, - "floorplan__power__total": 6.40471, - "floorplan__runtime__total": "0:23.14", - "floorplan__timing__fmax": 303728000.0, - "floorplan__timing__fmax__clock__clk": 303728000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.488805, - "floorplan__timing__setup__tns": -36.4269, - "floorplan__timing__setup__ws": -0.292415, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 226.01, - "globalplace__design__core__area": 1317880.0, - "globalplace__design__die__area": 1339930.0, - "globalplace__design__instance__area": 527135, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 527135, - "globalplace__design__instance__count": 18006, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 18006, - "globalplace__design__instance__utilization": 0.399987, - "globalplace__design__instance__utilization__stdcell": 0.399987, - "globalplace__design__io": 390, - "globalplace__design__nets": 17235, - "globalplace__design__rows": 382, - "globalplace__design__rows__GF018hv5v_green_sc9": 128, - "globalplace__design__rows__GF018hv5v_mcu_sc7": 127, - "globalplace__design__rows__sc9sc7": 127, - "globalplace__design__sites": 786538, - "globalplace__design__sites__GF018hv5v_green_sc9": 263552, - "globalplace__design__sites__GF018hv5v_mcu_sc7": 261493, - "globalplace__design__sites__sc9sc7": 261493, - "globalplace__elapsed_seconds": 15.63, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 438340.0, - "globalplace__power__internal__total": 4.82336, - "globalplace__power__leakage__total": 4.10507e-06, - "globalplace__power__switching__total": 4.54088, - "globalplace__power__total": 9.36424, - "globalplace__runtime__total": "0:15.63", - "globalplace__timing__fmax": 214854000.0, - "globalplace__timing__fmax__clock__clk": 214854000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.5438, - "globalplace__timing__setup__tns": -155.596, - "globalplace__timing__setup__ws": -1.65432, - "globalplace_io__cpu__total": 0.87, - "globalplace_io__elapsed_seconds": 0.91, - "globalplace_io__mem__peak": 204308.0, - "globalplace_io__runtime__total": "0:00.91", - "globalplace_skip_io__cpu__total": 55.08, - "globalplace_skip_io__elapsed_seconds": 2.61, - "globalplace_skip_io__mem__peak": 219116.0, - "globalplace_skip_io__runtime__total": "0:02.61", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 4, - "globalroute__clock__skew__hold": 0.130084, - "globalroute__clock__skew__setup": 0.077943, - "globalroute__cpu__total": 1427.24, - "globalroute__design__core__area": 1317880.0, - "globalroute__design__die__area": 1339930.0, - "globalroute__design__instance__area": 631153, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 631153, - "globalroute__design__instance__count": 18455, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 199, - "globalroute__design__instance__count__stdcell": 18455, - "globalroute__design__instance__displacement__max": 28, - "globalroute__design__instance__displacement__mean": 0.994, - "globalroute__design__instance__displacement__total": 18341.7, - "globalroute__design__instance__utilization": 0.478916, - "globalroute__design__instance__utilization__stdcell": 0.478916, - "globalroute__design__io": 390, - "globalroute__design__nets": 17652, - "globalroute__design__rows": 382, - "globalroute__design__rows__GF018hv5v_green_sc9": 128, - "globalroute__design__rows__GF018hv5v_mcu_sc7": 127, - "globalroute__design__rows__sc9sc7": 127, - "globalroute__design__sites": 786538, - "globalroute__design__sites__GF018hv5v_green_sc9": 263552, - "globalroute__design__sites__GF018hv5v_mcu_sc7": 261493, - "globalroute__design__sites__sc9sc7": 261493, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 26459000.0, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 142.04, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 11, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 1.5934e-05, - "globalroute__global_route__fastroute__finalization_s": 0.00673636, - "globalroute__global_route__fastroute__initial_rsmt_s": 2.2354e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00440323, - "globalroute__global_route__fastroute__new_route_l_s": 5.057e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.7e-07, - "globalroute__global_route__fastroute__route_l_s": 1.4322e-05, - "globalroute__global_route__fastroute__route_z_s": 4.426e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 7.411e-06, - "globalroute__global_route__vias": 18, - "globalroute__global_route__wirelength": 1749526, - "globalroute__mem__peak": 753020.0, - "globalroute__power__internal__total": 6.02333, - "globalroute__power__leakage__total": 4.44615e-06, - "globalroute__power__switching__total": 5.93928, - "globalroute__power__total": 11.9626, - "globalroute__route__net": 17436, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 1154160.0, - "globalroute__runtime__total": "2:22.04", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.809132, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.400332, - "globalroute__timing__drv__setup_violation_count": 163, - "globalroute__timing__fmax": 253178000.0, - "globalroute__timing__fmax__clock__clk": 253178000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.551471, - "globalroute__timing__setup__tns": -134.057, - "globalroute__timing__setup__ws": -0.949789, - "globalroute__utilizatin__before__dpl": 47.8916, - "placeopt__cpu__total": 4.8, - "placeopt__design__core__area": 1317880.0, - "placeopt__design__die__area": 1339930.0, - "placeopt__design__instance__area": 527135, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 527135, - "placeopt__design__instance__count": 18006, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 18006, - "placeopt__design__instance__utilization": 0.399987, - "placeopt__design__instance__utilization__stdcell": 0.399987, - "placeopt__design__io": 390, - "placeopt__design__nets": 17235, - "placeopt__design__rows": 382, - "placeopt__design__rows__GF018hv5v_green_sc9": 128, - "placeopt__design__rows__GF018hv5v_mcu_sc7": 127, - "placeopt__design__rows__sc9sc7": 127, - "placeopt__design__sites": 786538, - "placeopt__design__sites__GF018hv5v_green_sc9": 263552, - "placeopt__design__sites__GF018hv5v_mcu_sc7": 261493, - "placeopt__design__sites__sc9sc7": 261493, - "placeopt__elapsed_seconds": 3.33, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 254852.0, - "placeopt__power__internal__total": 4.82336, - "placeopt__power__leakage__total": 4.10507e-06, - "placeopt__power__switching__total": 4.54088, - "placeopt__power__total": 9.36424, - "placeopt__runtime__total": "0:03.33", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.774492, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.492696, - "placeopt__timing__drv__setup_violation_count": 165, - "placeopt__timing__fmax": 214854000.0, - "placeopt__timing__fmax__clock__clk": 214854000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.5438, - "placeopt__timing__setup__tns": -155.596, - "placeopt__timing__setup__ws": -1.65432, - "run__flow__design": "aes-hybrid", - "run__flow__generate_date": "2026-06-17 07:42", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "bbe5697f-1a02-4661-8968-c48f262fe216", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "cb76090294d41168eff7dddd95f901bb5e9fd698", - "synth__cpu__total": 13.35, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 399207, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 399207, - "synth__design__instance__count": 15341, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 15341, - "synth__design__io": 388, - "synth__design__nets": 15602, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 13.51, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 502720.0, - "synth__netlist__hash": "26133b8cad5c107df83894f1aa7b5596148c932d", - "synth__runtime__total": "0:13.51", - "total_elapsed_seconds": 262.21, - "total_time": "0:04:22.210000" -} \ No newline at end of file diff --git a/flow/designs/gf180/aes-hybrid/rules-base.json b/flow/designs/gf180/aes-hybrid/rules-base.json index 15f1cf7e59..6992544146 100644 --- a/flow/designs/gf180/aes-hybrid/rules-base.json +++ b/flow/designs/gf180/aes-hybrid/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 615897, + "value": 606205, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 20709, + "value": 20707, "compare": "<=" }, "detailedplace__design__violations": { @@ -38,11 +38,11 @@ "compare": "<=" }, "cts__timing__setup__ws": { - "value": -1.0, + "value": -0.967, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -123.0, + "value": -122.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -1.14, + "value": -1.1, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -139.0, + "value": -135.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1467928, + "value": 1483452, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.16, + "value": -1.1, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -133.0, + "value": -130.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 729921, + "value": 725846, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/gf180/aes/metadata-base-ok.json b/flow/designs/gf180/aes/metadata-base-ok.json deleted file mode 100644 index f098613dc2..0000000000 --- a/flow/designs/gf180/aes/metadata-base-ok.json +++ /dev/null @@ -1,510 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 3.0000", - "vclk_clk: 3.0000" - ], - "cts__clock__skew__hold": 0.144093, - "cts__clock__skew__setup": 0.0731931, - "cts__cpu__total": 129.95, - "cts__design__core__area": 992483, - "cts__design__die__area": 1008080.0, - "cts__design__instance__area": 685423, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 685423, - "cts__design__instance__count": 19629, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 252, - "cts__design__instance__count__stdcell": 19629, - "cts__design__instance__displacement__max": 40.32, - "cts__design__instance__displacement__mean": 0.8515, - "cts__design__instance__displacement__total": 16715.1, - "cts__design__instance__utilization": 0.690614, - "cts__design__instance__utilization__stdcell": 0.690614, - "cts__design__io": 390, - "cts__design__nets": 18476, - "cts__design__rows": 197, - "cts__design__rows__GF018hv5v_green_sc9": 197, - "cts__design__sites": 351645, - "cts__design__sites__GF018hv5v_green_sc9": 351645, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 28252400.0, - "cts__dpl__hpwl__delta__percent": 1, - "cts__elapsed_seconds": 65.27, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 382416.0, - "cts__power__internal__total": 6.73033, - "cts__power__leakage__total": 4.35745e-06, - "cts__power__switching__total": 5.95702, - "cts__power__total": 12.6874, - "cts__route__wirelength__estimated": 977366, - "cts__runtime__total": "1:05.27", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.89091, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.452512, - "cts__timing__drv__setup_violation_count": 160, - "cts__timing__fmax": 274799000.0, - "cts__timing__fmax__clock__clk": 274799000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.429392, - "cts__timing__setup__tns": -82.3868, - "cts__timing__setup__ws": -0.63902, - "cts__utilizatin__before__dpl": 69.0614, - "design__io__hpwl": 266194280, - "design__violations": 0, - "detailedplace__cpu__total": 10.89, - "detailedplace__design__core__area": 992483, - "detailedplace__design__die__area": 1008080.0, - "detailedplace__design__instance__area": 649127, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 649127, - "detailedplace__design__instance__count": 19296, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 19296, - "detailedplace__design__instance__displacement__max": 36.8755, - "detailedplace__design__instance__displacement__mean": 4.684, - "detailedplace__design__instance__displacement__total": 90385.9, - "detailedplace__design__instance__utilization": 0.654043, - "detailedplace__design__instance__utilization__stdcell": 0.654043, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 18170, - "detailedplace__design__rows": 197, - "detailedplace__design__rows__GF018hv5v_green_sc9": 197, - "detailedplace__design__sites": 351645, - "detailedplace__design__sites__GF018hv5v_green_sc9": 351645, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 148017000.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 8.59, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 257836.0, - "detailedplace__power__internal__total": 6.35483, - "detailedplace__power__leakage__total": 4.14849e-06, - "detailedplace__power__switching__total": 5.68587, - "detailedplace__power__total": 12.0407, - "detailedplace__route__wirelength__estimated": 975431, - "detailedplace__runtime__total": "0:08.59", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.891051, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.454262, - "detailedplace__timing__drv__setup_violation_count": 160, - "detailedplace__timing__fmax": 265794000.0, - "detailedplace__timing__fmax__clock__clk": 265794000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.465449, - "detailedplace__timing__setup__tns": -96.3354, - "detailedplace__timing__setup__ws": -0.913486, - "detailedplace__utilizatin__before__dpl": 65.4043, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 1, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 9, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.203e-05, - "detailedroute__global_route__fastroute__finalization_s": 4.204e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 3.858e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00190452, - "detailedroute__global_route__fastroute__new_route_l_s": 1.26e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.1e-07, - "detailedroute__global_route__fastroute__route_l_s": 2.546e-05, - "detailedroute__global_route__fastroute__route_z_s": 5.03e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.32e-06, - "detailedroute__global_route__vias": 5, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 9, - "detailedroute__route__drc_errors__iter__1": 1, - "detailedroute__route__drc_errors__iter__2": 1, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 18712, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 118295, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 118295, - "detailedroute__route__wirelength": 1126481, - "detailedroute__route__wirelength__iter__0": 1126493, - "detailedroute__route__wirelength__iter__1": 1126495, - "detailedroute__route__wirelength__iter__2": 1126495, - "detailedroute__route__wirelength__iter__3": 1126481, - "detailedroute__route__wirelength__iter__4": 1126481, - "detailedroute__utilizatin__before__dpl": 71.0506, - "finish__clock__skew__hold": 0.176813, - "finish__clock__skew__setup": 0.105847, - "finish__cpu__total": 27.14, - "finish__design__core__area": 992483, - "finish__design__die__area": 1008080.0, - "finish__design__instance__area": 705165, - "finish__design__instance__area__class__antenna_cell": 5.6448, - "finish__design__instance__area__class__clock_buffer": 6615.71, - "finish__design__instance__area__class__clock_inverter": 1078.16, - "finish__design__instance__area__class__endcap_cell": 2224.05, - "finish__design__instance__area__class__fill_cell": 287317, - "finish__design__instance__area__class__inverter": 21941.3, - "finish__design__instance__area__class__multi_input_combinational_cell": 439959, - "finish__design__instance__area__class__sequential_cell": 48954.5, - "finish__design__instance__area__class__tap_cell": 5616.58, - "finish__design__instance__area__class__timing_repair_buffer": 178771, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 705165, - "finish__design__instance__count": 39978, - "finish__design__instance__count__class__antenna_cell": 1, - "finish__design__instance__count__class__clock_buffer": 41, - "finish__design__instance__count__class__clock_inverter": 17, - "finish__design__instance__count__class__endcap_cell": 394, - "finish__design__instance__count__class__fill_cell": 20110, - "finish__design__instance__count__class__inverter": 1025, - "finish__design__instance__count__class__multi_input_combinational_cell": 12995, - "finish__design__instance__count__class__sequential_cell": 562, - "finish__design__instance__count__class__tap_cell": 995, - "finish__design__instance__count__class__timing_repair_buffer": 3838, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 19868, - "finish__design__instance__utilization": 0.710506, - "finish__design__instance__utilization__stdcell": 0.710506, - "finish__design__io": 390, - "finish__design__nets": 18714, - "finish__design__rows": 197, - "finish__design__rows__GF018hv5v_green_sc9": 197, - "finish__design__sites": 351645, - "finish__design__sites__GF018hv5v_green_sc9": 351645, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49652, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00345647, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00542827, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00516484, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49457, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00516484, - "finish__elapsed_seconds": 22.06, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 647828.0, - "finish__power__internal__total": 6.972, - "finish__power__leakage__total": 5.68942e-06, - "finish__power__switching__total": 6.36644, - "finish__power__total": 13.3385, - "finish__runtime__total": "0:22.06", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.878566, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.44255, - "finish__timing__drv__setup_violation_count": 163, - "finish__timing__fmax": 265407000.0, - "finish__timing__fmax__clock__clk": 265407000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.439321, - "finish__timing__setup__tns": -95.7072, - "finish__timing__setup__ws": -0.767801, - "finish__timing__wns_percent_delay": -17.527279, - "finish_merge__cpu__total": 9.62, - "finish_merge__elapsed_seconds": 9.97, - "finish_merge__mem__peak": 545544.0, - "finish_merge__runtime__total": "0:09.97", - "floorplan__cpu__total": 81.82, - "floorplan__design__core__area": 992483, - "floorplan__design__die__area": 1008080.0, - "floorplan__design__instance__area": 521771, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 521771, - "floorplan__design__instance__count": 15310, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 15310, - "floorplan__design__instance__utilization": 0.525723, - "floorplan__design__instance__utilization__stdcell": 0.525723, - "floorplan__design__io": 388, - "floorplan__design__nets": 15571, - "floorplan__design__rows": 197, - "floorplan__design__rows__GF018hv5v_green_sc9": 197, - "floorplan__design__sites": 351645, - "floorplan__design__sites__GF018hv5v_green_sc9": 351645, - "floorplan__elapsed_seconds": 42.92, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 201708.0, - "floorplan__power__internal__total": 5.02407, - "floorplan__power__leakage__total": 3.34055e-06, - "floorplan__power__switching__total": 4.10993, - "floorplan__power__total": 9.13401, - "floorplan__runtime__total": "0:42.92", - "floorplan__timing__fmax": 302836000.0, - "floorplan__timing__fmax__clock__clk": 302836000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.398631, - "floorplan__timing__setup__tns": -30.2516, - "floorplan__timing__setup__ws": -0.302118, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 299.56, - "globalplace__design__core__area": 992483, - "globalplace__design__die__area": 1008080.0, - "globalplace__design__instance__area": 649127, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 649127, - "globalplace__design__instance__count": 19296, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 19296, - "globalplace__design__instance__utilization": 0.654043, - "globalplace__design__instance__utilization__stdcell": 0.654043, - "globalplace__design__io": 390, - "globalplace__design__nets": 18170, - "globalplace__design__rows": 197, - "globalplace__design__rows__GF018hv5v_green_sc9": 197, - "globalplace__design__sites": 351645, - "globalplace__design__sites__GF018hv5v_green_sc9": 351645, - "globalplace__elapsed_seconds": 21.65, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 412216.0, - "globalplace__power__internal__total": 6.35648, - "globalplace__power__leakage__total": 4.14849e-06, - "globalplace__power__switching__total": 5.67036, - "globalplace__power__total": 12.0268, - "globalplace__runtime__total": "0:21.65", - "globalplace__timing__fmax": 264558000.0, - "globalplace__timing__fmax__clock__clk": 264558000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.463525, - "globalplace__timing__setup__tns": -94.4031, - "globalplace__timing__setup__ws": -0.944095, - "globalplace_io__cpu__total": 0.77, - "globalplace_io__elapsed_seconds": 0.85, - "globalplace_io__mem__peak": 173880.0, - "globalplace_io__runtime__total": "0:00.85", - "globalplace_skip_io__cpu__total": 54.59, - "globalplace_skip_io__elapsed_seconds": 2.66, - "globalplace_skip_io__mem__peak": 187072.0, - "globalplace_skip_io__runtime__total": "0:02.66", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.143918, - "globalroute__clock__skew__setup": 0.0734249, - "globalroute__cpu__total": 1005.14, - "globalroute__design__core__area": 992483, - "globalroute__design__die__area": 1008080.0, - "globalroute__design__instance__area": 705160, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 705160, - "globalroute__design__instance__count": 19867, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 224, - "globalroute__design__instance__count__stdcell": 19867, - "globalroute__design__instance__displacement__max": 47.04, - "globalroute__design__instance__displacement__mean": 0.6985, - "globalroute__design__instance__displacement__total": 13884.6, - "globalroute__design__instance__utilization": 0.710501, - "globalroute__design__instance__utilization__stdcell": 0.710501, - "globalroute__design__io": 390, - "globalroute__design__nets": 18714, - "globalroute__design__rows": 197, - "globalroute__design__rows__GF018hv5v_green_sc9": 197, - "globalroute__design__sites": 351645, - "globalroute__design__sites__GF018hv5v_green_sc9": 351645, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 25970100.0, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 93.68, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 11, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0135472, - "globalroute__global_route__fastroute__finalization_s": 0.24156, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00725345, - "globalroute__global_route__fastroute__monotonic_s": 0.0133616, - "globalroute__global_route__fastroute__new_route_l_s": 0.00372065, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.0101743, - "globalroute__global_route__fastroute__route_l_s": 0.00568524, - "globalroute__global_route__fastroute__route_z_s": 0.00034944, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00450128, - "globalroute__global_route__vias": 27633, - "globalroute__global_route__wirelength": 1561492, - "globalroute__mem__peak": 694520.0, - "globalroute__power__internal__total": 6.96521, - "globalroute__power__leakage__total": 4.47306e-06, - "globalroute__power__switching__total": 6.49693, - "globalroute__power__total": 13.4621, - "globalroute__route__net": 18474, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 998755, - "globalroute__runtime__total": "1:33.68", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.884749, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.430029, - "globalroute__timing__drv__setup_violation_count": 162, - "globalroute__timing__fmax": 268372000.0, - "globalroute__timing__fmax__clock__clk": 268372000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.435625, - "globalroute__timing__setup__tns": -100.514, - "globalroute__timing__setup__ws": -0.726166, - "globalroute__utilizatin__before__dpl": 71.0501, - "placeopt__cpu__total": 7.05, - "placeopt__design__core__area": 992483, - "placeopt__design__die__area": 1008080.0, - "placeopt__design__instance__area": 649127, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 649127, - "placeopt__design__instance__count": 19296, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 19296, - "placeopt__design__instance__utilization": 0.654043, - "placeopt__design__instance__utilization__stdcell": 0.654043, - "placeopt__design__io": 390, - "placeopt__design__nets": 18170, - "placeopt__design__rows": 197, - "placeopt__design__rows__GF018hv5v_green_sc9": 197, - "placeopt__design__sites": 351645, - "placeopt__design__sites__GF018hv5v_green_sc9": 351645, - "placeopt__elapsed_seconds": 4.51, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 227164.0, - "placeopt__power__internal__total": 6.35648, - "placeopt__power__leakage__total": 4.14849e-06, - "placeopt__power__switching__total": 5.67036, - "placeopt__power__total": 12.0268, - "placeopt__runtime__total": "0:04.51", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.885945, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.457412, - "placeopt__timing__drv__setup_violation_count": 160, - "placeopt__timing__fmax": 264558000.0, - "placeopt__timing__fmax__clock__clk": 264558000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.463525, - "placeopt__timing__setup__tns": -94.4031, - "placeopt__timing__setup__ws": -0.944095, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 07:55", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "6b78a8ed-416c-4c79-b74b-6521bafcf233", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "81caafe3373a66c19b1d410499aa01b986fb035f", - "synth__cpu__total": 17.35, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 500030, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 500030, - "synth__design__instance__count": 15310, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 15310, - "synth__design__io": 388, - "synth__design__nets": 15571, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 17.83, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 498136.0, - "synth__netlist__hash": "1a64bcfb75a7d6b9ff2e80afe7eb59cafe6281f0", - "synth__runtime__total": "0:17.83", - "total_elapsed_seconds": 289.99, - "total_time": "0:04:49.990000" -} \ No newline at end of file diff --git a/flow/designs/gf180/aes/rules-base.json b/flow/designs/gf180/aes/rules-base.json index e9fa096dda..e727499dbb 100644 --- a/flow/designs/gf180/aes/rules-base.json +++ b/flow/designs/gf180/aes/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 746094, + "value": 746496, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 22216, + "value": 22190, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1895, + "value": 1930, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1895, + "value": 1930, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.769, + "value": -0.789, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -85.0, + "value": -83.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.918, + "value": -0.876, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -100.0, + "value": -101.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1319109, + "value": 1295453, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.897, + "value": -0.918, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -98.0, + "value": -96.3, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 806715, + "value": 810940, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/gf180/ibex/metadata-base-ok.json b/flow/designs/gf180/ibex/metadata-base-ok.json deleted file mode 100644 index 2e209fe00b..0000000000 --- a/flow/designs/gf180/ibex/metadata-base-ok.json +++ /dev/null @@ -1,534 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 10.0000", - "vclk_core_clock: 10.0000" - ], - "cts__clock__skew__hold": 0.126066, - "cts__clock__skew__setup": 0.126066, - "cts__cpu__total": 34.89, - "cts__design__core__area": 1280240.0, - "cts__design__die__area": 1291030.0, - "cts__design__instance__area": 649827, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 649827, - "cts__design__instance__count": 13874, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 3, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 13874, - "cts__design__instance__displacement__max": 10.08, - "cts__design__instance__displacement__mean": 0.0015, - "cts__design__instance__displacement__total": 26.263, - "cts__design__instance__utilization": 0.507582, - "cts__design__instance__utilization__stdcell": 0.507582, - "cts__design__io": 266, - "cts__design__nets": 12959, - "cts__design__rows": 224, - "cts__design__rows__GF018hv5v_green_sc9": 224, - "cts__design__sites": 453600, - "cts__design__sites__GF018hv5v_green_sc9": 453600, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 99599, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 11.36, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0066": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 310820.0, - "cts__power__internal__total": 0.436445, - "cts__power__leakage__total": 3.91817e-06, - "cts__power__switching__total": 0.220745, - "cts__power__total": 0.657193, - "cts__route__wirelength__estimated": 876938, - "cts__runtime__total": "0:11.36", - "cts__timing__drv__hold_violation_count": 1, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.604459, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.398245, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 106362000.0, - "cts__timing__fmax__clock__core_clock": 100628000.0, - "cts__timing__fmax__clock__vclk_core_clock": 106362000.0, - "cts__timing__hold__tns": -0.894392, - "cts__timing__hold__ws": -0.894392, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0, - "cts__utilizatin__before__dpl": 50.7582, - "design__io__hpwl": 161747033, - "design__violations": 0, - "detailedplace__cpu__total": 13.82, - "detailedplace__design__core__area": 1280240.0, - "detailedplace__design__die__area": 1291030.0, - "detailedplace__design__instance__area": 630928, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 630928, - "detailedplace__design__instance__count": 13724, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 13724, - "detailedplace__design__instance__displacement__max": 27.4255, - "detailedplace__design__instance__displacement__mean": 4.6055, - "detailedplace__design__instance__displacement__total": 63208.4, - "detailedplace__design__instance__utilization": 0.49282, - "detailedplace__design__instance__utilization__stdcell": 0.49282, - "detailedplace__design__io": 266, - "detailedplace__design__nets": 12871, - "detailedplace__design__rows": 224, - "detailedplace__design__rows__GF018hv5v_green_sc9": 224, - "detailedplace__design__sites": 453600, - "detailedplace__design__sites__GF018hv5v_green_sc9": 453600, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 132285000.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 8.31, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 273616.0, - "detailedplace__power__internal__total": 0.183863, - "detailedplace__power__leakage__total": 3.80853e-06, - "detailedplace__power__switching__total": 0.0649636, - "detailedplace__power__total": 0.24883, - "detailedplace__route__wirelength__estimated": 866255, - "detailedplace__runtime__total": "0:08.31", - "detailedplace__timing__drv__hold_violation_count": 1, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.604589, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.398731, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 106561000.0, - "detailedplace__timing__fmax__clock__core_clock": 100885000.0, - "detailedplace__timing__fmax__clock__vclk_core_clock": 106561000.0, - "detailedplace__timing__hold__tns": -4.70448, - "detailedplace__timing__hold__ws": -4.70448, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0, - "detailedplace__utilizatin__before__dpl": 49.282, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 11, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 28, - "detailedroute__flow__warnings__count__DRT-0120": 18, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 8.2e-06, - "detailedroute__global_route__fastroute__finalization_s": 3.714e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 1.486e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.0019874, - "detailedroute__global_route__fastroute__new_route_l_s": 2.1e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, - "detailedroute__global_route__fastroute__route_l_s": 3.8e-06, - "detailedroute__global_route__fastroute__route_z_s": 3.1e-07, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.09e-06, - "detailedroute__global_route__vias": 6, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 18, - "detailedroute__route__drc_errors__iter__1": 0, - "detailedroute__route__drc_errors__iter__2": 17, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 12957, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 102494, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 102494, - "detailedroute__route__wirelength": 1160537, - "detailedroute__route__wirelength__iter__0": 1160526, - "detailedroute__route__wirelength__iter__1": 1160537, - "detailedroute__route__wirelength__iter__2": 1160599, - "detailedroute__route__wirelength__iter__3": 1160533, - "detailedroute__route__wirelength__iter__4": 1160523, - "detailedroute__utilizatin__before__dpl": 50.8309, - "finish__clock__skew__hold": 0.164014, - "finish__clock__skew__setup": 0.163979, - "finish__cpu__total": 41.42, - "finish__design__core__area": 1280240.0, - "finish__design__die__area": 1291030.0, - "finish__design__instance__area": 650758, - "finish__design__instance__area__class__antenna_cell": 62.0928, - "finish__design__instance__area__class__clock_buffer": 17126.3, - "finish__design__instance__area__class__clock_inverter": 1586.19, - "finish__design__instance__area__class__endcap_cell": 2528.87, - "finish__design__instance__area__class__fill_cell": 629483, - "finish__design__instance__area__class__inverter": 6739.89, - "finish__design__instance__area__class__multi_input_combinational_cell": 397442, - "finish__design__instance__area__class__sequential_cell": 183191, - "finish__design__instance__area__class__tap_cell": 7016.49, - "finish__design__instance__area__class__tie_cell": 180.634, - "finish__design__instance__area__class__timing_repair_buffer": 34884.9, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 650758, - "finish__design__instance__count": 36860, - "finish__design__instance__count__class__antenna_cell": 11, - "finish__design__instance__count__class__clock_buffer": 112, - "finish__design__instance__count__class__clock_inverter": 35, - "finish__design__instance__count__class__endcap_cell": 448, - "finish__design__instance__count__class__fill_cell": 22975, - "finish__design__instance__count__class__inverter": 395, - "finish__design__instance__count__class__multi_input_combinational_cell": 8964, - "finish__design__instance__count__class__sequential_cell": 1939, - "finish__design__instance__count__class__tap_cell": 1243, - "finish__design__instance__count__class__tie_cell": 16, - "finish__design__instance__count__class__timing_repair_buffer": 722, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 13885, - "finish__design__instance__utilization": 0.508309, - "finish__design__instance__utilization__stdcell": 0.508309, - "finish__design__io": 266, - "finish__design__nets": 12959, - "finish__design__rows": 224, - "finish__design__rows__GF018hv5v_green_sc9": 224, - "finish__design__sites": 453600, - "finish__design__sites__GF018hv5v_green_sc9": 453600, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49986, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000134845, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000571908, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000515118, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49943, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000515118, - "finish__elapsed_seconds": 23.06, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 671816.0, - "finish__power__internal__total": 0.439081, - "finish__power__leakage__total": 5.31265e-06, - "finish__power__switching__total": 0.230905, - "finish__power__total": 0.669991, - "finish__runtime__total": "0:23.06", - "finish__timing__drv__hold_violation_count": 1, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.572124, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 254, - "finish__timing__drv__max_slew_limit": -0.186827, - "finish__timing__drv__setup_violation_count": 2, - "finish__timing__fmax": 104953000.0, - "finish__timing__fmax__clock__core_clock": 100322000.0, - "finish__timing__fmax__clock__vclk_core_clock": 104953000.0, - "finish__timing__hold__tns": -0.885906, - "finish__timing__hold__ws": -0.885906, - "finish__timing__setup__tns": -0.0657963, - "finish__timing__setup__ws": -0.0389768, - "finish__timing__wns_percent_delay": -0.425811, - "finish_merge__cpu__total": 11.28, - "finish_merge__elapsed_seconds": 11.65, - "finish_merge__mem__peak": 546216.0, - "finish_merge__runtime__total": "0:11.65", - "floorplan__cpu__total": 264.6, - "floorplan__design__core__area": 1280240.0, - "floorplan__design__die__area": 1291030.0, - "floorplan__design__instance__area": 585710, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 585710, - "floorplan__design__instance__count": 11320, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 11320, - "floorplan__design__instance__count__swapped_arithmetic_operator": 2, - "floorplan__design__instance__utilization": 0.4575, - "floorplan__design__instance__utilization__stdcell": 0.4575, - "floorplan__design__io": 264, - "floorplan__design__nets": 12156, - "floorplan__design__rows": 224, - "floorplan__design__rows__GF018hv5v_green_sc9": 224, - "floorplan__design__sites": 453600, - "floorplan__design__sites__GF018hv5v_green_sc9": 453600, - "floorplan__elapsed_seconds": 75.26, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 214472.0, - "floorplan__power__internal__total": 0.177887, - "floorplan__power__leakage__total": 3.50001e-06, - "floorplan__power__switching__total": 0.038415, - "floorplan__power__total": 0.216305, - "floorplan__runtime__total": "1:15.26", - "floorplan__timing__fmax": 105205000.0, - "floorplan__timing__fmax__clock__core_clock": 64046100.0, - "floorplan__timing__fmax__clock__vclk_core_clock": 105205000.0, - "floorplan__timing__hold__tns": -4.70616, - "floorplan__timing__hold__ws": -4.70616, - "floorplan__timing__setup__tns": -5923.13, - "floorplan__timing__setup__ws": -5.61375, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 116.67, - "globalplace__design__core__area": 1280240.0, - "globalplace__design__die__area": 1291030.0, - "globalplace__design__instance__area": 630928, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 630928, - "globalplace__design__instance__count": 13724, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 13724, - "globalplace__design__instance__utilization": 0.49282, - "globalplace__design__instance__utilization__stdcell": 0.49282, - "globalplace__design__io": 266, - "globalplace__design__nets": 12871, - "globalplace__design__rows": 224, - "globalplace__design__rows__GF018hv5v_green_sc9": 224, - "globalplace__design__sites": 453600, - "globalplace__design__sites__GF018hv5v_green_sc9": 453600, - "globalplace__elapsed_seconds": 20.81, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 486568.0, - "globalplace__power__internal__total": 0.183871, - "globalplace__power__leakage__total": 3.80853e-06, - "globalplace__power__switching__total": 0.0642671, - "globalplace__power__total": 0.248141, - "globalplace__runtime__total": "0:20.81", - "globalplace__timing__fmax": 106633000.0, - "globalplace__timing__fmax__clock__core_clock": 101338000.0, - "globalplace__timing__fmax__clock__vclk_core_clock": 106633000.0, - "globalplace__timing__hold__tns": -4.70274, - "globalplace__timing__hold__ws": -4.70274, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0, - "globalplace_io__cpu__total": 0.78, - "globalplace_io__elapsed_seconds": 0.88, - "globalplace_io__mem__peak": 179972.0, - "globalplace_io__runtime__total": "0:00.88", - "globalplace_skip_io__cpu__total": 50.2, - "globalplace_skip_io__elapsed_seconds": 2.56, - "globalplace_skip_io__mem__peak": 195804.0, - "globalplace_skip_io__runtime__total": "0:02.56", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.124879, - "globalroute__clock__skew__setup": 0.12484, - "globalroute__cpu__total": 238.92, - "globalroute__design__core__area": 1280240.0, - "globalroute__design__die__area": 1291030.0, - "globalroute__design__instance__area": 650696, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 650696, - "globalroute__design__instance__count": 13874, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 13874, - "globalroute__design__instance__displacement__max": 5.6, - "globalroute__design__instance__displacement__mean": 0.009, - "globalroute__design__instance__displacement__total": 128.8, - "globalroute__design__instance__utilization": 0.508261, - "globalroute__design__instance__utilization__stdcell": 0.508261, - "globalroute__design__io": 266, - "globalroute__design__nets": 12959, - "globalroute__design__rows": 224, - "globalroute__design__rows__GF018hv5v_green_sc9": 224, - "globalroute__design__sites": 453600, - "globalroute__design__sites__GF018hv5v_green_sc9": 453600, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 226645, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 32.53, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 88, - "globalroute__flow__warnings__count__DRT-0120": 6, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0066": 1, - "globalroute__flow__warnings__count__RSZ-0104": 70, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 7, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00133417, - "globalroute__global_route__fastroute__finalization_s": 0.0252727, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00085938, - "globalroute__global_route__fastroute__monotonic_s": 0.00379032, - "globalroute__global_route__fastroute__new_route_l_s": 0.000281139, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00163392, - "globalroute__global_route__fastroute__route_l_s": 0.00044669, - "globalroute__global_route__fastroute__route_z_s": 2.02e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00034246, - "globalroute__global_route__vias": 1786, - "globalroute__global_route__wirelength": 1533890, - "globalroute__mem__peak": 947196.0, - "globalroute__power__internal__total": 0.438843, - "globalroute__power__leakage__total": 3.92213e-06, - "globalroute__power__switching__total": 0.235149, - "globalroute__power__total": 0.673996, - "globalroute__route__net": 12957, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 877114, - "globalroute__runtime__total": "0:32.53", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 1, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.582486, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.368756, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 104428000.0, - "globalroute__timing__fmax__clock__core_clock": 100089000.0, - "globalroute__timing__fmax__clock__vclk_core_clock": 104428000.0, - "globalroute__timing__hold__tns": -0.851407, - "globalroute__timing__hold__ws": -0.851407, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0, - "globalroute__utilizatin__before__dpl": 50.8261, - "placeopt__cpu__total": 17.43, - "placeopt__design__core__area": 1280240.0, - "placeopt__design__die__area": 1291030.0, - "placeopt__design__instance__area": 630928, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 630928, - "placeopt__design__instance__count": 13724, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 13724, - "placeopt__design__instance__utilization": 0.49282, - "placeopt__design__instance__utilization__stdcell": 0.49282, - "placeopt__design__io": 266, - "placeopt__design__nets": 12871, - "placeopt__design__rows": 224, - "placeopt__design__rows__GF018hv5v_green_sc9": 224, - "placeopt__design__sites": 453600, - "placeopt__design__sites__GF018hv5v_green_sc9": 453600, - "placeopt__elapsed_seconds": 8.67, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 2, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__count__RSZ-0095": 1, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 341836.0, - "placeopt__power__internal__total": 0.183871, - "placeopt__power__leakage__total": 3.80853e-06, - "placeopt__power__switching__total": 0.0642671, - "placeopt__power__total": 0.248141, - "placeopt__runtime__total": "0:08.67", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 1, - "placeopt__timing__drv__hold_violation_count": 1, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.598933, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.411245, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 106633000.0, - "placeopt__timing__fmax__clock__core_clock": 101338000.0, - "placeopt__timing__fmax__clock__vclk_core_clock": 106633000.0, - "placeopt__timing__hold__tns": -4.70274, - "placeopt__timing__hold__ws": -4.70274, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0, - "run__flow__design": "ibex", - "run__flow__generate_date": "2026-06-17 07:55", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "032856f3-04a3-4cbc-b943-52d713bf481a", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "6802b34b5eefcea7ad359fcab4cbfdb147b0b429", - "synth__cpu__total": 42.26, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 578919, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 578919, - "synth__design__instance__count": 11094, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 11094, - "synth__design__io": 264, - "synth__design__nets": 11957, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 42.56, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 117548.0, - "synth__netlist__hash": "57bb58dc8f0a0d1d15f65ef4931851770748c5da", - "synth__runtime__total": "0:42.56", - "total_elapsed_seconds": 237.65, - "total_time": "0:03:57.650000" -} \ No newline at end of file diff --git a/flow/designs/gf180/ibex/rules-base.json b/flow/designs/gf180/ibex/rules-base.json index 5022d94a32..7b4c365cec 100644 --- a/flow/designs/gf180/ibex/rules-base.json +++ b/flow/designs/gf180/ibex/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 725528, + "value": 725567, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 15776, + "value": 15783, "compare": "<=" }, "detailedplace__design__violations": { @@ -38,19 +38,19 @@ "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.507, + "value": -0.5, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -9.0, + "value": -2.0, "compare": ">=" }, "cts__timing__hold__ws": { - "value": -0.5, + "value": -1.39, "compare": ">=" }, "cts__timing__hold__tns": { - "value": -2.0, + "value": -2.89, "compare": ">=" }, "globalroute__antenna_diodes_count": { @@ -58,23 +58,23 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.59, + "value": -0.5, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -6.0, + "value": -2.0, "compare": ">=" }, "globalroute__timing__hold__ws": { - "value": -0.5, + "value": -1.35, "compare": ">=" }, "globalroute__timing__hold__tns": { - "value": -2.0, + "value": -2.85, "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1348399, + "value": 1334618, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,23 +90,23 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.601, + "value": -0.539, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -10.0, + "value": -2.07, "compare": ">=" }, "finish__timing__hold__ws": { - "value": -0.5, + "value": -1.39, "compare": ">=" }, "finish__timing__hold__tns": { - "value": -2.0, + "value": -2.89, "compare": ">=" }, "finish__design__instance__area": { - "value": 764974, + "value": 748372, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/gf180/jpeg/metadata-base-ok.json b/flow/designs/gf180/jpeg/metadata-base-ok.json deleted file mode 100644 index 3e97f3d427..0000000000 --- a/flow/designs/gf180/jpeg/metadata-base-ok.json +++ /dev/null @@ -1,524 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 7.5000", - "vclk_clk: 7.5000" - ], - "cts__clock__skew__hold": 0.12753, - "cts__clock__skew__setup": 0.12753, - "cts__cpu__total": 47.3, - "cts__design__core__area": 4387670.0, - "cts__design__die__area": 4410110.0, - "cts__design__instance__area": 2086320.0, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 2086320.0, - "cts__design__instance__count": 44839, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 44839, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.475495, - "cts__design__instance__utilization__stdcell": 0.475495, - "cts__design__io": 49, - "cts__design__nets": 49288, - "cts__design__rows": 415, - "cts__design__rows__GF018hv5v_green_sc9": 415, - "cts__design__sites": 1554590, - "cts__design__sites__GF018hv5v_green_sc9": 1554590, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 24.57, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 568648.0, - "cts__power__internal__total": 12.767, - "cts__power__leakage__total": 1.19759e-05, - "cts__power__switching__total": 6.59407, - "cts__power__total": 19.3611, - "cts__route__wirelength__estimated": 2112650.0, - "cts__runtime__total": "0:24.57", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.464739, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.403322, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 159395000.0, - "cts__timing__fmax__clock__clk": 159395000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.347311, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 1.2263, - "cts__utilizatin__before__dpl": 47.5495, - "design__io__hpwl": 33279194, - "design__violations": 0, - "detailedplace__cpu__total": 35.43, - "detailedplace__design__core__area": 4387670.0, - "detailedplace__design__die__area": 4410110.0, - "detailedplace__design__instance__area": 2034630.0, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 2034630.0, - "detailedplace__design__instance__count": 44437, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 44437, - "detailedplace__design__instance__displacement__max": 20.656, - "detailedplace__design__instance__displacement__mean": 4.1965, - "detailedplace__design__instance__displacement__total": 186483, - "detailedplace__design__instance__utilization": 0.463715, - "detailedplace__design__instance__utilization__stdcell": 0.463715, - "detailedplace__design__io": 49, - "detailedplace__design__nets": 49066, - "detailedplace__design__rows": 415, - "detailedplace__design__rows__GF018hv5v_green_sc9": 415, - "detailedplace__design__sites": 1554590, - "detailedplace__design__sites__GF018hv5v_green_sc9": 1554590, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 400086000.0, - "detailedplace__dpl__hpwl__delta__percent": 11, - "detailedplace__elapsed_seconds": 23.68, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 550276.0, - "detailedplace__power__internal__total": 12.4073, - "detailedplace__power__leakage__total": 1.16754e-05, - "detailedplace__power__switching__total": 6.30306, - "detailedplace__power__total": 18.7103, - "detailedplace__route__wirelength__estimated": 2083670.0, - "detailedplace__runtime__total": "0:23.68", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.464739, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.40518, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 158965000.0, - "detailedplace__timing__fmax__clock__clk": 158965000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.331286, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 1.20932, - "detailedplace__utilizatin__before__dpl": 46.3715, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 7, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 202, - "detailedroute__flow__warnings__count__DRT-0120": 192, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.523e-05, - "detailedroute__global_route__fastroute__finalization_s": 0.00017015, - "detailedroute__global_route__fastroute__initial_rsmt_s": 2.687e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00166596, - "detailedroute__global_route__fastroute__new_route_l_s": 8.5e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.2e-07, - "detailedroute__global_route__fastroute__route_l_s": 2.491e-05, - "detailedroute__global_route__fastroute__route_z_s": 4.4e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 1.034e-05, - "detailedroute__global_route__vias": 26, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 69, - "detailedroute__route__drc_errors__iter__1": 34, - "detailedroute__route__drc_errors__iter__2": 12, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 49286, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 275333, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 275333, - "detailedroute__route__wirelength": 2497086, - "detailedroute__route__wirelength__iter__0": 2497185, - "detailedroute__route__wirelength__iter__1": 2497204, - "detailedroute__route__wirelength__iter__2": 2497198, - "detailedroute__route__wirelength__iter__3": 2497086, - "detailedroute__route__wirelength__iter__4": 2497172, - "detailedroute__utilizatin__before__dpl": 47.5504, - "finish__clock__skew__hold": 0.131792, - "finish__clock__skew__setup": 0.131792, - "finish__cpu__total": 86.32, - "finish__design__core__area": 4387670.0, - "finish__design__die__area": 4410110.0, - "finish__design__instance__area": 2086350.0, - "finish__design__instance__area__class__antenna_cell": 39.5136, - "finish__design__instance__area__class__clock_buffer": 47055.1, - "finish__design__instance__area__class__clock_inverter": 4628.74, - "finish__design__instance__area__class__endcap_cell": 4685.18, - "finish__design__instance__area__class__fill_cell": 2301320.0, - "finish__design__instance__area__class__inverter": 16776.3, - "finish__design__instance__area__class__multi_input_combinational_cell": 1581160.0, - "finish__design__instance__area__class__sequential_cell": 383070, - "finish__design__instance__area__class__tap_cell": 24712.9, - "finish__design__instance__area__class__tie_cell": 10160.6, - "finish__design__instance__area__class__timing_repair_buffer": 14064, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 2086350.0, - "finish__design__instance__count": 118948, - "finish__design__instance__count__class__antenna_cell": 7, - "finish__design__instance__count__class__clock_buffer": 299, - "finish__design__instance__count__class__clock_inverter": 103, - "finish__design__instance__count__class__endcap_cell": 830, - "finish__design__instance__count__class__fill_cell": 74102, - "finish__design__instance__count__class__inverter": 983, - "finish__design__instance__count__class__multi_input_combinational_cell": 32635, - "finish__design__instance__count__class__sequential_cell": 4513, - "finish__design__instance__count__class__tap_cell": 4378, - "finish__design__instance__count__class__tie_cell": 900, - "finish__design__instance__count__class__timing_repair_buffer": 198, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 44846, - "finish__design__instance__utilization": 0.475504, - "finish__design__instance__utilization__stdcell": 0.475504, - "finish__design__io": 49, - "finish__design__nets": 49288, - "finish__design__rows": 415, - "finish__design__rows__GF018hv5v_green_sc9": 415, - "finish__design__sites": 1554590, - "finish__design__sites__GF018hv5v_green_sc9": 1554590, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.4988, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00119135, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00443369, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00432945, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49557, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00432945, - "finish__elapsed_seconds": 70.08, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 1542064.0, - "finish__power__internal__total": 12.8544, - "finish__power__leakage__total": 1.64735e-05, - "finish__power__switching__total": 6.39613, - "finish__power__total": 19.2506, - "finish__runtime__total": "1:10.08", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.439454, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 143, - "finish__timing__drv__max_slew_limit": -0.347423, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 154741000.0, - "finish__timing__fmax__clock__clk": 154741000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.349173, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 1.03759, - "finish__timing__wns_percent_delay": 13.961812, - "finish_merge__cpu__total": 39.34, - "finish_merge__elapsed_seconds": 39.85, - "finish_merge__mem__peak": 778136.0, - "finish_merge__runtime__total": "0:39.85", - "floorplan__cpu__total": 58.87, - "floorplan__design__core__area": 4387670.0, - "floorplan__design__die__area": 4410110.0, - "floorplan__design__instance__area": 1990930.0, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 1990930.0, - "floorplan__design__instance__count": 39032, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 39032, - "floorplan__design__instance__utilization": 0.453755, - "floorplan__design__instance__utilization__stdcell": 0.453755, - "floorplan__design__io": 47, - "floorplan__design__nets": 48867, - "floorplan__design__rows": 415, - "floorplan__design__rows__GF018hv5v_green_sc9": 415, - "floorplan__design__sites": 1554590, - "floorplan__design__sites__GF018hv5v_green_sc9": 1554590, - "floorplan__elapsed_seconds": 52.94, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 330232.0, - "floorplan__power__internal__total": 14.2255, - "floorplan__power__leakage__total": 1.12744e-05, - "floorplan__power__switching__total": 4.87979, - "floorplan__power__total": 19.1053, - "floorplan__runtime__total": "0:52.94", - "floorplan__timing__fmax": 49588300.0, - "floorplan__timing__fmax__clock__clk": 49588300.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.325871, - "floorplan__timing__setup__tns": -25050.1, - "floorplan__timing__setup__ws": -12.666, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 291.09, - "globalplace__design__core__area": 4387670.0, - "globalplace__design__die__area": 4410110.0, - "globalplace__design__instance__area": 2034630.0, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 2034630.0, - "globalplace__design__instance__count": 44437, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 44437, - "globalplace__design__instance__utilization": 0.463715, - "globalplace__design__instance__utilization__stdcell": 0.463715, - "globalplace__design__io": 49, - "globalplace__design__nets": 49066, - "globalplace__design__rows": 415, - "globalplace__design__rows__GF018hv5v_green_sc9": 415, - "globalplace__design__sites": 1554590, - "globalplace__design__sites__GF018hv5v_green_sc9": 1554590, - "globalplace__elapsed_seconds": 52.47, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 778344.0, - "globalplace__power__internal__total": 12.4093, - "globalplace__power__leakage__total": 1.16754e-05, - "globalplace__power__switching__total": 6.24448, - "globalplace__power__total": 18.6538, - "globalplace__runtime__total": "0:52.47", - "globalplace__timing__fmax": 158968000.0, - "globalplace__timing__fmax__clock__clk": 158968000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.331527, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 1.20945, - "globalplace_io__cpu__total": 1.17, - "globalplace_io__elapsed_seconds": 1.4, - "globalplace_io__mem__peak": 286284.0, - "globalplace_io__runtime__total": "0:01.40", - "globalplace_skip_io__cpu__total": 141.46, - "globalplace_skip_io__elapsed_seconds": 7.47, - "globalplace_skip_io__mem__peak": 346268.0, - "globalplace_skip_io__runtime__total": "0:07.47", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.118908, - "globalroute__clock__skew__setup": 0.118908, - "globalroute__cpu__total": 523.09, - "globalroute__design__core__area": 4387670.0, - "globalroute__design__die__area": 4410110.0, - "globalroute__design__instance__area": 2086320.0, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 2086320.0, - "globalroute__design__instance__count": 44839, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 44839, - "globalroute__design__instance__displacement__max": 0, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.475495, - "globalroute__design__instance__utilization__stdcell": 0.475495, - "globalroute__design__io": 49, - "globalroute__design__nets": 49288, - "globalroute__design__rows": 415, - "globalroute__design__rows__GF018hv5v_green_sc9": 415, - "globalroute__design__sites": 1554590, - "globalroute__design__sites__GF018hv5v_green_sc9": 1554590, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 55.95, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 137, - "globalroute__flow__warnings__count__DRT-0120": 48, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0104": 78, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.170114, - "globalroute__global_route__fastroute__finalization_s": 1.41465, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.0815005, - "globalroute__global_route__fastroute__monotonic_s": 0.107046, - "globalroute__global_route__fastroute__new_route_l_s": 0.0404059, - "globalroute__global_route__fastroute__overflow_iterations_s": 5.24737, - "globalroute__global_route__fastroute__route_l_s": 0.0659559, - "globalroute__global_route__fastroute__route_z_s": 0.00713158, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.0510746, - "globalroute__global_route__vias": 334131, - "globalroute__global_route__wirelength": 3540826, - "globalroute__mem__peak": 1681436.0, - "globalroute__power__internal__total": 12.7863, - "globalroute__power__leakage__total": 1.19759e-05, - "globalroute__power__switching__total": 7.18427, - "globalroute__power__total": 19.9706, - "globalroute__route__net": 49286, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 2112650.0, - "globalroute__runtime__total": "0:55.95", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.43489, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.375077, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 155167000.0, - "globalroute__timing__fmax__clock__clk": 155167000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.354974, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 1.05531, - "globalroute__utilizatin__before__dpl": 47.5495, - "placeopt__cpu__total": 32.63, - "placeopt__design__core__area": 4387670.0, - "placeopt__design__die__area": 4410110.0, - "placeopt__design__instance__area": 2034630.0, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 2034630.0, - "placeopt__design__instance__count": 44437, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 44437, - "placeopt__design__instance__utilization": 0.463715, - "placeopt__design__instance__utilization__stdcell": 0.463715, - "placeopt__design__io": 49, - "placeopt__design__nets": 49066, - "placeopt__design__rows": 415, - "placeopt__design__rows__GF018hv5v_green_sc9": 415, - "placeopt__design__sites": 1554590, - "placeopt__design__sites__GF018hv5v_green_sc9": 1554590, - "placeopt__elapsed_seconds": 20.01, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 440512.0, - "placeopt__power__internal__total": 12.4093, - "placeopt__power__leakage__total": 1.16754e-05, - "placeopt__power__switching__total": 6.24448, - "placeopt__power__total": 18.6538, - "placeopt__runtime__total": "0:20.01", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.465863, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.41182, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 158968000.0, - "placeopt__timing__fmax__clock__clk": 158968000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.331527, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 1.20945, - "run__flow__design": "jpeg", - "run__flow__generate_date": "2026-06-17 07:59", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "3572a5d0-3053-421e-808d-eec49897561b", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "aa9bc304dbc45967051276389be2740a43a3bb00", - "synth__cpu__total": 36.77, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 1980770.0, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1980770.0, - "synth__design__instance__count": 38134, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 38134, - "synth__design__io": 47, - "synth__design__nets": 47969, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 34.31, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 387392.0, - "synth__netlist__hash": "06f0c630bca493ed46babc169447150de8b8d6b8", - "synth__runtime__total": "0:34.31", - "total_elapsed_seconds": 382.73, - "total_time": "0:06:22.730000" -} \ No newline at end of file diff --git a/flow/designs/gf180/jpeg/rules-base.json b/flow/designs/gf180/jpeg/rules-base.json index fab8c75345..55e43a724e 100644 --- a/flow/designs/gf180/jpeg/rules-base.json +++ b/flow/designs/gf180/jpeg/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 2161429.49, + "value": 2280000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 2186012, + "value": 2339824, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 51106, + "value": 51103, "compare": "<=" }, "detailedplace__design__violations": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 2728428, + "value": 2871649, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 2243765, + "value": 2399302, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/gf180/riscv32i/metadata-base-ok.json b/flow/designs/gf180/riscv32i/metadata-base-ok.json deleted file mode 100644 index 7b80c45053..0000000000 --- a/flow/designs/gf180/riscv32i/metadata-base-ok.json +++ /dev/null @@ -1,533 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 9.0000", - "vclk_clk: 9.0000" - ], - "cts__clock__skew__hold": 0.0284844, - "cts__clock__skew__setup": 0.0284844, - "cts__cpu__total": 110.75, - "cts__design__core__area": 529573, - "cts__design__die__area": 536095, - "cts__design__instance__area": 363426, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 363426, - "cts__design__instance__count": 7618, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 39, - "cts__design__instance__count__stdcell": 7618, - "cts__design__instance__displacement__max": 33.04, - "cts__design__instance__displacement__mean": 0.3635, - "cts__design__instance__displacement__total": 2770.62, - "cts__design__instance__utilization": 0.686264, - "cts__design__instance__utilization__stdcell": 0.686264, - "cts__design__io": 167, - "cts__design__nets": 7018, - "cts__design__rows": 144, - "cts__design__rows__GF018hv5v_green_sc9": 144, - "cts__design__sites": 187632, - "cts__design__sites__GF018hv5v_green_sc9": 187632, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 4321710.0, - "cts__dpl__hpwl__delta__percent": 1, - "cts__elapsed_seconds": 62.0, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 225468.0, - "cts__power__internal__total": 0.245333, - "cts__power__leakage__total": 2.34191e-06, - "cts__power__switching__total": 0.0996722, - "cts__power__total": 0.345008, - "cts__route__wirelength__estimated": 432700, - "cts__runtime__total": "1:02.00", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.84047, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.421939, - "cts__timing__drv__setup_violation_count": 15, - "cts__timing__fmax": 166894000.0, - "cts__timing__fmax__clock__clk": 166894000.0, - "cts__timing__fmax__clock__vclk_clk": 109452000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.305268, - "cts__timing__setup__tns": -0.967094, - "cts__timing__setup__ws": -0.136436, - "cts__utilizatin__before__dpl": 68.6264, - "design__io__hpwl": 128534774, - "design__violations": 0, - "detailedplace__cpu__total": 7.82, - "detailedplace__design__core__area": 529573, - "detailedplace__design__die__area": 536095, - "detailedplace__design__instance__area": 349131, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 349131, - "detailedplace__design__instance__count": 7503, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 7503, - "detailedplace__design__instance__displacement__max": 33.547, - "detailedplace__design__instance__displacement__mean": 4.319, - "detailedplace__design__instance__displacement__total": 32406.8, - "detailedplace__design__instance__utilization": 0.659269, - "detailedplace__design__instance__utilization__stdcell": 0.659269, - "detailedplace__design__io": 167, - "detailedplace__design__nets": 6937, - "detailedplace__design__rows": 144, - "detailedplace__design__rows__GF018hv5v_green_sc9": 144, - "detailedplace__design__sites": 187632, - "detailedplace__design__sites__GF018hv5v_green_sc9": 187632, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 63622300.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 5.47, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 205044.0, - "detailedplace__power__internal__total": 0.192091, - "detailedplace__power__leakage__total": 2.25966e-06, - "detailedplace__power__switching__total": 0.0599825, - "detailedplace__power__total": 0.252076, - "detailedplace__route__wirelength__estimated": 420159, - "detailedplace__runtime__total": "0:05.47", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.846804, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.420979, - "detailedplace__timing__drv__setup_violation_count": 435, - "detailedplace__timing__fmax": 165837000.0, - "detailedplace__timing__fmax__clock__clk": 165837000.0, - "detailedplace__timing__fmax__clock__vclk_clk": 98687700.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.303644, - "detailedplace__timing__setup__tns": -123.299, - "detailedplace__timing__setup__ws": -1.13298, - "detailedplace__utilizatin__before__dpl": 65.9269, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 1, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 10, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 9.54e-06, - "detailedroute__global_route__fastroute__finalization_s": 6.577e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 3.463e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00178084, - "detailedroute__global_route__fastroute__new_route_l_s": 2.19e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.1e-07, - "detailedroute__global_route__fastroute__route_l_s": 1.906e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.51e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 4.34e-06, - "detailedroute__global_route__vias": 8, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 18, - "detailedroute__route__drc_errors__iter__1": 4, - "detailedroute__route__drc_errors__iter__2": 4, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 7051, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 52342, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 52342, - "detailedroute__route__wirelength": 562589, - "detailedroute__route__wirelength__iter__0": 562619, - "detailedroute__route__wirelength__iter__1": 562616, - "detailedroute__route__wirelength__iter__2": 562613, - "detailedroute__route__wirelength__iter__3": 562589, - "detailedroute__route__wirelength__iter__4": 562617, - "detailedroute__utilizatin__before__dpl": 69.2936, - "finish__clock__skew__hold": 0.0308561, - "finish__clock__skew__setup": 0.0308561, - "finish__cpu__total": 19.36, - "finish__design__core__area": 529573, - "finish__design__die__area": 536095, - "finish__design__instance__area": 366960, - "finish__design__instance__area__class__antenna_cell": 5.6448, - "finish__design__instance__area__class__clock_buffer": 8168.03, - "finish__design__instance__area__class__clock_inverter": 818.496, - "finish__design__instance__area__class__endcap_cell": 1625.7, - "finish__design__instance__area__class__fill_cell": 162613, - "finish__design__instance__area__class__inverter": 5577.06, - "finish__design__instance__area__class__multi_input_combinational_cell": 207455, - "finish__design__instance__area__class__sequential_cell": 89774.9, - "finish__design__instance__area__class__tap_cell": 2884.49, - "finish__design__instance__area__class__tie_cell": 33.8688, - "finish__design__instance__area__class__timing_repair_buffer": 50616.9, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 366960, - "finish__design__instance__count": 17121, - "finish__design__instance__count__class__antenna_cell": 1, - "finish__design__instance__count__class__clock_buffer": 55, - "finish__design__instance__count__class__clock_inverter": 22, - "finish__design__instance__count__class__endcap_cell": 288, - "finish__design__instance__count__class__fill_cell": 9467, - "finish__design__instance__count__class__inverter": 315, - "finish__design__instance__count__class__multi_input_combinational_cell": 4377, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__tap_cell": 511, - "finish__design__instance__count__class__tie_cell": 3, - "finish__design__instance__count__class__timing_repair_buffer": 1026, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 7654, - "finish__design__instance__utilization": 0.692936, - "finish__design__instance__utilization__stdcell": 0.692936, - "finish__design__io": 167, - "finish__design__nets": 7053, - "finish__design__rows": 144, - "finish__design__rows__GF018hv5v_green_sc9": 144, - "finish__design__sites": 187632, - "finish__design__sites__GF018hv5v_green_sc9": 187632, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49983, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000173675, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000406931, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000369167, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49959, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000369167, - "finish__elapsed_seconds": 12.36, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 414880.0, - "finish__power__internal__total": 0.24694, - "finish__power__leakage__total": 2.93483e-06, - "finish__power__switching__total": 0.10555, - "finish__power__total": 0.352493, - "finish__runtime__total": "0:12.36", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.830349, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.394485, - "finish__timing__drv__setup_violation_count": 10, - "finish__timing__fmax": 162878000.0, - "finish__timing__fmax__clock__clk": 162878000.0, - "finish__timing__fmax__clock__vclk_clk": 108934000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.305373, - "finish__timing__setup__tns": -1.05331, - "finish__timing__setup__ws": -0.179834, - "finish__timing__wns_percent_delay": -2.225303, - "finish_merge__cpu__total": 5.78, - "finish_merge__elapsed_seconds": 6.04, - "finish_merge__mem__peak": 488260.0, - "finish_merge__runtime__total": "0:06.04", - "floorplan__cpu__total": 203.53, - "floorplan__design__core__area": 529573, - "floorplan__design__die__area": 536095, - "floorplan__design__instance__area": 298500, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 298500, - "floorplan__design__instance__count": 5751, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 5751, - "floorplan__design__instance__count__swapped_arithmetic_operator": 1, - "floorplan__design__instance__utilization": 0.563662, - "floorplan__design__instance__utilization__stdcell": 0.563662, - "floorplan__design__io": 165, - "floorplan__design__nets": 5982, - "floorplan__design__rows": 144, - "floorplan__design__rows__GF018hv5v_green_sc9": 144, - "floorplan__design__sites": 187632, - "floorplan__design__sites__GF018hv5v_green_sc9": 187632, - "floorplan__elapsed_seconds": 67.92, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 186960.0, - "floorplan__power__internal__total": 0.187504, - "floorplan__power__leakage__total": 1.93394e-06, - "floorplan__power__switching__total": 0.0352397, - "floorplan__power__total": 0.222746, - "floorplan__runtime__total": "1:07.92", - "floorplan__timing__fmax": 155974000.0, - "floorplan__timing__fmax__clock__clk": 155974000.0, - "floorplan__timing__fmax__clock__vclk_clk": 89499200.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.298276, - "floorplan__timing__setup__tns": -1415.81, - "floorplan__timing__setup__ws": -2.17328, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 74.8, - "globalplace__design__core__area": 529573, - "globalplace__design__die__area": 536095, - "globalplace__design__instance__area": 349131, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 349131, - "globalplace__design__instance__count": 7503, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 7503, - "globalplace__design__instance__utilization": 0.659269, - "globalplace__design__instance__utilization__stdcell": 0.659269, - "globalplace__design__io": 167, - "globalplace__design__nets": 6937, - "globalplace__design__rows": 144, - "globalplace__design__rows__GF018hv5v_green_sc9": 144, - "globalplace__design__sites": 187632, - "globalplace__design__sites__GF018hv5v_green_sc9": 187632, - "globalplace__elapsed_seconds": 11.59, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 327672.0, - "globalplace__power__internal__total": 0.192159, - "globalplace__power__leakage__total": 2.25966e-06, - "globalplace__power__switching__total": 0.0594272, - "globalplace__power__total": 0.251588, - "globalplace__runtime__total": "0:11.59", - "globalplace__timing__fmax": 166664000.0, - "globalplace__timing__fmax__clock__clk": 166664000.0, - "globalplace__timing__fmax__clock__vclk_clk": 98752800.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.302198, - "globalplace__timing__setup__tns": -120.903, - "globalplace__timing__setup__ws": -1.1263, - "globalplace_io__cpu__total": 0.7, - "globalplace_io__elapsed_seconds": 0.77, - "globalplace_io__mem__peak": 156852.0, - "globalplace_io__runtime__total": "0:00.77", - "globalplace_skip_io__cpu__total": 31.34, - "globalplace_skip_io__elapsed_seconds": 1.8, - "globalplace_skip_io__mem__peak": 165928.0, - "globalplace_skip_io__runtime__total": "0:01.80", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0271312, - "globalroute__clock__skew__setup": 0.0271312, - "globalroute__cpu__total": 283.68, - "globalroute__design__core__area": 529573, - "globalroute__design__die__area": 536095, - "globalroute__design__instance__area": 366954, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 366954, - "globalroute__design__instance__count": 7653, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 38, - "globalroute__design__instance__count__stdcell": 7653, - "globalroute__design__instance__displacement__max": 36.4, - "globalroute__design__instance__displacement__mean": 0.2825, - "globalroute__design__instance__displacement__total": 2164.96, - "globalroute__design__instance__utilization": 0.692926, - "globalroute__design__instance__utilization__stdcell": 0.692926, - "globalroute__design__io": 167, - "globalroute__design__nets": 7053, - "globalroute__design__rows": 144, - "globalroute__design__rows__GF018hv5v_green_sc9": 144, - "globalroute__design__sites": 187632, - "globalroute__design__sites__GF018hv5v_green_sc9": 187632, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 4017790.0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 32.62, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 51, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 39, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00316634, - "globalroute__global_route__fastroute__finalization_s": 0.061327, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00173462, - "globalroute__global_route__fastroute__monotonic_s": 0.00435008, - "globalroute__global_route__fastroute__new_route_l_s": 0.000846462, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00320535, - "globalroute__global_route__fastroute__route_l_s": 0.00137668, - "globalroute__global_route__fastroute__route_z_s": 6.7709e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00100881, - "globalroute__global_route__vias": 5845, - "globalroute__global_route__wirelength": 761174, - "globalroute__mem__peak": 480912.0, - "globalroute__power__internal__total": 0.246943, - "globalroute__power__leakage__total": 2.36217e-06, - "globalroute__power__switching__total": 0.108253, - "globalroute__power__total": 0.355198, - "globalroute__route__net": 7016, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 436263, - "globalroute__runtime__total": "0:32.62", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.826788, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.400042, - "globalroute__timing__drv__setup_violation_count": 12, - "globalroute__timing__fmax": 162844000.0, - "globalroute__timing__fmax__clock__clk": 162844000.0, - "globalroute__timing__fmax__clock__vclk_clk": 108595000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.308757, - "globalroute__timing__setup__tns": -1.39799, - "globalroute__timing__setup__ws": -0.208528, - "globalroute__utilizatin__before__dpl": 69.2926, - "placeopt__cpu__total": 7.5, - "placeopt__design__core__area": 529573, - "placeopt__design__die__area": 536095, - "placeopt__design__instance__area": 349131, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 349131, - "placeopt__design__instance__count": 7503, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 7503, - "placeopt__design__instance__count__swapped_arithmetic_operator": 0, - "placeopt__design__instance__utilization": 0.659269, - "placeopt__design__instance__utilization__stdcell": 0.659269, - "placeopt__design__io": 167, - "placeopt__design__nets": 6937, - "placeopt__design__rows": 144, - "placeopt__design__rows__GF018hv5v_green_sc9": 144, - "placeopt__design__sites": 187632, - "placeopt__design__sites__GF018hv5v_green_sc9": 187632, - "placeopt__elapsed_seconds": 5.13, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 201416.0, - "placeopt__power__internal__total": 0.192159, - "placeopt__power__leakage__total": 2.25966e-06, - "placeopt__power__switching__total": 0.0594272, - "placeopt__power__total": 0.251588, - "placeopt__runtime__total": "0:05.13", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.838877, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.431236, - "placeopt__timing__drv__setup_violation_count": 435, - "placeopt__timing__fmax": 166664000.0, - "placeopt__timing__fmax__clock__clk": 166664000.0, - "placeopt__timing__fmax__clock__vclk_clk": 98752800.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.302198, - "placeopt__timing__setup__tns": -120.903, - "placeopt__timing__setup__ws": -1.1263, - "run__flow__design": "riscv32i", - "run__flow__generate_date": "2026-06-17 07:53", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "d1a60456-a58b-48da-9f1e-b0c781079893", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "11b5d04be805a2e9c42e900e82f1fe5d500efc8e", - "synth__cpu__total": 17.85, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 293245, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 293245, - "synth__design__instance__count": 5663, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 5663, - "synth__design__io": 165, - "synth__design__nets": 5908, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 18.47, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 98780.0, - "synth__netlist__hash": "ee6238ff69f9b797b6c5986d9d38992427027343", - "synth__runtime__total": "0:18.47", - "total_elapsed_seconds": 224.17, - "total_time": "0:03:44.170000" -} \ No newline at end of file diff --git a/flow/designs/gf180/riscv32i/rules-base.json b/flow/designs/gf180/riscv32i/rules-base.json index bc40ee035f..caf35ad907 100644 --- a/flow/designs/gf180/riscv32i/rules-base.json +++ b/flow/designs/gf180/riscv32i/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 330000.0, + "value": 337000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 380929, + "value": 401501, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 8384, + "value": 8628, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 715, + "value": 750, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 715, + "value": 750, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.5, + "value": -0.586, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -1.93, + "value": -2.77, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.471, + "value": -0.659, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -4.53, + "value": -3.2, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 646077, + "value": 646977, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.453, + "value": -0.63, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -3.69, + "value": -2.85, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 392955, + "value": 422004, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/gf180/uart-blocks/metadata-base-ok.json b/flow/designs/gf180/uart-blocks/metadata-base-ok.json deleted file mode 100644 index bf24899324..0000000000 --- a/flow/designs/gf180/uart-blocks/metadata-base-ok.json +++ /dev/null @@ -1,494 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 6.0000", - "vclk_clk: 6.0000" - ], - "cts__clock__skew__hold": 0.00954997, - "cts__clock__skew__setup": 0.00954997, - "cts__cpu__total": 4.82, - "cts__design__core__area": 167346, - "cts__design__die__area": 184900, - "cts__design__instance__area": 62558.5, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 46874.4, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 15684.1, - "cts__design__instance__count": 667, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 1, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 666, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.373828, - "cts__design__instance__utilization__stdcell": 0.130189, - "cts__design__io": 44, - "cts__design__nets": 357, - "cts__design__rows": 130, - "cts__design__rows__GF018hv5v_green_sc9": 130, - "cts__design__sites": 37830, - "cts__design__sites__GF018hv5v_green_sc9": 37830, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 4.91, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 0, - "cts__flow__warnings__type_count": 0, - "cts__mem__peak": 181472.0, - "cts__power__internal__total": 0.0270794, - "cts__power__leakage__total": 1.05026e-07, - "cts__power__switching__total": 0.0126923, - "cts__power__total": 0.0397718, - "cts__route__wirelength__estimated": 15654.2, - "cts__runtime__total": "0:04.91", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.838958, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.687316, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 348402000.0, - "cts__timing__fmax__clock__clk": 348402000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.453026, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 1.27393, - "cts__utilizatin__before__dpl": 37.3828, - "design__io__hpwl": 15704364, - "design__violations": 0, - "detailedplace__cpu__total": 0.8, - "detailedplace__design__core__area": 167346, - "detailedplace__design__die__area": 184900, - "detailedplace__design__instance__area": 61824.7, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 46874.4, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 14950.3, - "detailedplace__design__instance__count": 655, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 1, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 654, - "detailedplace__design__instance__displacement__max": 12.3045, - "detailedplace__design__instance__displacement__mean": 1.616, - "detailedplace__design__instance__displacement__total": 1058.72, - "detailedplace__design__instance__utilization": 0.369443, - "detailedplace__design__instance__utilization__stdcell": 0.124098, - "detailedplace__design__io": 44, - "detailedplace__design__nets": 348, - "detailedplace__design__rows": 130, - "detailedplace__design__rows__GF018hv5v_green_sc9": 130, - "detailedplace__design__sites": 37830, - "detailedplace__design__sites__GF018hv5v_green_sc9": 37830, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 1975430.0, - "detailedplace__dpl__hpwl__delta__percent": 7, - "detailedplace__elapsed_seconds": 0.82, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 141768.0, - "detailedplace__power__internal__total": 0.0224024, - "detailedplace__power__leakage__total": 1.00576e-07, - "detailedplace__power__switching__total": 0.00980922, - "detailedplace__power__total": 0.0322118, - "detailedplace__route__wirelength__estimated": 15266.9, - "detailedplace__runtime__total": "0:00.82", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.838438, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.687252, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 347566000.0, - "detailedplace__timing__fmax__clock__clk": 347566000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.449303, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 1.21339, - "detailedplace__utilizatin__before__dpl": 36.9443, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 9, - "detailedroute__flow__warnings__count__DRT-0349": 8, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 79, - "detailedroute__route__drc_errors__iter__1": 7, - "detailedroute__route__drc_errors__iter__2": 5, - "detailedroute__route__drc_errors__iter__3": 1, - "detailedroute__route__drc_errors__iter__4": 1, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 355, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 1994, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 1994, - "detailedroute__route__wirelength": 17741, - "detailedroute__route__wirelength__iter__0": 17878, - "detailedroute__route__wirelength__iter__1": 17766, - "detailedroute__route__wirelength__iter__2": 17741, - "detailedroute__route__wirelength__iter__3": 17737, - "detailedroute__route__wirelength__iter__4": 17737, - "detailedroute__route__wirelength__iter__5": 17741, - "finish__clock__skew__hold": 0.0109988, - "finish__clock__skew__setup": 0.0109988, - "finish__cpu__total": 1.83, - "finish__design__core__area": 167346, - "finish__design__die__area": 184900, - "finish__design__instance__area": 62558.5, - "finish__design__instance__area__class__clock_buffer": 683.021, - "finish__design__instance__area__class__clock_inverter": 50.8032, - "finish__design__instance__area__class__endcap_cell": 1467.65, - "finish__design__instance__area__class__fill_cell": 91087.3, - "finish__design__instance__area__class__inverter": 270.95, - "finish__design__instance__area__class__macro": 46874.4, - "finish__design__instance__area__class__multi_input_combinational_cell": 7857.56, - "finish__design__instance__area__class__sequential_cell": 2963.52, - "finish__design__instance__area__class__tap_cell": 530.611, - "finish__design__instance__area__class__timing_repair_buffer": 1859.96, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 46874.4, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 15684.1, - "finish__design__instance__count": 1929, - "finish__design__instance__count__class__clock_buffer": 10, - "finish__design__instance__count__class__clock_inverter": 2, - "finish__design__instance__count__class__endcap_cell": 260, - "finish__design__instance__count__class__fill_cell": 1262, - "finish__design__instance__count__class__inverter": 16, - "finish__design__instance__count__class__macro": 1, - "finish__design__instance__count__class__multi_input_combinational_cell": 205, - "finish__design__instance__count__class__sequential_cell": 35, - "finish__design__instance__count__class__tap_cell": 94, - "finish__design__instance__count__class__timing_repair_buffer": 44, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 1, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 666, - "finish__design__instance__utilization": 0.373828, - "finish__design__instance__utilization__stdcell": 0.130189, - "finish__design__io": 44, - "finish__design__nets": 357, - "finish__design__rows": 130, - "finish__design__rows__GF018hv5v_green_sc9": 130, - "finish__design__sites": 37830, - "finish__design__sites__GF018hv5v_green_sc9": 37830, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 5.49981, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000152895, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000546907, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000385467, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 5.49945, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000385467, - "finish__elapsed_seconds": 1.96, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 204532.0, - "finish__power__internal__total": 0.0270934, - "finish__power__leakage__total": 1.81373e-07, - "finish__power__switching__total": 0.0127552, - "finish__power__total": 0.0398487, - "finish__runtime__total": "0:01.96", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.837726, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.669816, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 344445000.0, - "finish__timing__fmax__clock__clk": 344445000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.452837, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 1.27195, - "finish__timing__wns_percent_delay": 48.859184, - "finish_merge__cpu__total": 1.45, - "finish_merge__elapsed_seconds": 1.66, - "finish_merge__mem__peak": 439932.0, - "finish_merge__runtime__total": "0:01.66", - "floorplan__cpu__total": 0.69, - "floorplan__design__core__area": 167346, - "floorplan__design__die__area": 184900, - "floorplan__design__instance__area": 58147.1, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 46874.4, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 11272.7, - "floorplan__design__instance__count": 262, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 1, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 261, - "floorplan__design__instance__utilization": 0.347467, - "floorplan__design__instance__utilization__stdcell": 0.0935714, - "floorplan__design__io": 44, - "floorplan__design__nets": 307, - "floorplan__design__rows": 81, - "floorplan__design__rows__GF018hv5v_green_sc9": 81, - "floorplan__design__sites": 59292, - "floorplan__design__sites__GF018hv5v_green_sc9": 59292, - "floorplan__elapsed_seconds": 0.76, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 154732.0, - "floorplan__power__internal__total": 0.0212547, - "floorplan__power__leakage__total": 7.07233e-08, - "floorplan__power__switching__total": 0.00797391, - "floorplan__power__total": 0.0292287, - "floorplan__runtime__total": "0:00.76", - "floorplan__timing__fmax": 370441000.0, - "floorplan__timing__fmax__clock__clk": 370441000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.429599, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 2.06796, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 6.72, - "globalplace__design__core__area": 167346, - "globalplace__design__die__area": 184900, - "globalplace__design__instance__area": 61824.7, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 46874.4, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 14950.3, - "globalplace__design__instance__count": 655, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 1, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 654, - "globalplace__design__instance__utilization": 0.369443, - "globalplace__design__instance__utilization__stdcell": 0.124098, - "globalplace__design__io": 44, - "globalplace__design__nets": 348, - "globalplace__design__rows": 130, - "globalplace__design__rows__GF018hv5v_green_sc9": 130, - "globalplace__design__sites": 37830, - "globalplace__design__sites__GF018hv5v_green_sc9": 37830, - "globalplace__elapsed_seconds": 1.09, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 243504.0, - "globalplace__power__internal__total": 0.0224095, - "globalplace__power__leakage__total": 1.00576e-07, - "globalplace__power__switching__total": 0.0097731, - "globalplace__power__total": 0.0321827, - "globalplace__runtime__total": "0:01.09", - "globalplace__timing__fmax": 348930000.0, - "globalplace__timing__fmax__clock__clk": 348930000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.44843, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 1.21482, - "globalplace_io__cpu__total": 0.57, - "globalplace_io__elapsed_seconds": 0.65, - "globalplace_io__mem__peak": 134632.0, - "globalplace_io__runtime__total": "0:00.65", - "globalplace_skip_io__cpu__total": 5.94, - "globalplace_skip_io__elapsed_seconds": 0.84, - "globalplace_skip_io__mem__peak": 135544.0, - "globalplace_skip_io__runtime__total": "0:00.84", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0114469, - "globalroute__clock__skew__setup": 0.0114469, - "globalroute__cpu__total": 11.43, - "globalroute__design__core__area": 167346, - "globalroute__design__die__area": 184900, - "globalroute__design__instance__area": 62558.5, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 46874.4, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 15684.1, - "globalroute__design__instance__count": 667, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 1, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 666, - "globalroute__design__instance__displacement__max": 0, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.373828, - "globalroute__design__instance__utilization__stdcell": 0.130189, - "globalroute__design__io": 44, - "globalroute__design__nets": 357, - "globalroute__design__rows": 130, - "globalroute__design__rows__GF018hv5v_green_sc9": 130, - "globalroute__design__sites": 37830, - "globalroute__design__sites__GF018hv5v_green_sc9": 37830, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 1.39, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 12, - "globalroute__flow__warnings__count__DRT-0349": 8, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__RSZ-0104": 2, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00129018, - "globalroute__global_route__fastroute__finalization_s": 0.012329, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000797688, - "globalroute__global_route__fastroute__monotonic_s": 0.00753039, - "globalroute__global_route__fastroute__new_route_l_s": 0.000150168, - "globalroute__global_route__fastroute__overflow_iterations_s": 2.5e-07, - "globalroute__global_route__fastroute__route_l_s": 0.000305906, - "globalroute__global_route__fastroute__route_z_s": 1.5079e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.000199807, - "globalroute__global_route__vias": 2410, - "globalroute__global_route__wirelength": 24906, - "globalroute__mem__peak": 261248.0, - "globalroute__power__internal__total": 0.0271963, - "globalroute__power__leakage__total": 1.05026e-07, - "globalroute__power__switching__total": 0.0137262, - "globalroute__power__total": 0.0409226, - "globalroute__route__net": 355, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 15654.2, - "globalroute__runtime__total": "0:01.39", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.83127, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.665904, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 341222000.0, - "globalroute__timing__fmax__clock__clk": 341222000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.462314, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 1.2661, - "globalroute__utilizatin__before__dpl": 37.3828, - "macro_place__wirelength": 3672.97, - "placeopt__cpu__total": 0.76, - "placeopt__design__core__area": 167346, - "placeopt__design__die__area": 184900, - "placeopt__design__instance__area": 61824.7, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 46874.4, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 14950.3, - "placeopt__design__instance__count": 655, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 1, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 654, - "placeopt__design__instance__utilization": 0.369443, - "placeopt__design__instance__utilization__stdcell": 0.124098, - "placeopt__design__io": 44, - "placeopt__design__nets": 348, - "placeopt__design__rows": 130, - "placeopt__design__rows__GF018hv5v_green_sc9": 130, - "placeopt__design__sites": 37830, - "placeopt__design__sites__GF018hv5v_green_sc9": 37830, - "placeopt__elapsed_seconds": 0.81, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 152156.0, - "placeopt__power__internal__total": 0.0224095, - "placeopt__power__leakage__total": 1.00576e-07, - "placeopt__power__switching__total": 0.0097731, - "placeopt__power__total": 0.0321827, - "placeopt__runtime__total": "0:00.81", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.837714, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.691995, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 348930000.0, - "placeopt__timing__fmax__clock__clk": 348930000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.44843, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 1.21482, - "run__flow__design": "uart-blocks", - "run__flow__generate_date": "2026-06-17 07:49", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "gf180", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1uW", - "run__flow__platform__resistance_units": "1ohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "161b3912-44ee-4f1f-862e-5aaea4e0a012", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "6539c6f38d2e14aa6b73a233552bb9e77150c29e", - "synth__cpu__total": 1.22, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 58147.1, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 46874.4, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 11272.7, - "synth__design__instance__count": 262, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 1, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 261, - "synth__design__io": 44, - "synth__design__nets": 307, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 1.64, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 76696.0, - "synth__netlist__hash": "fc902d066ae5174f3fd8abcf3c8e5e5ece7cca0d", - "synth__runtime__total": "0:01.64", - "total_elapsed_seconds": 16.53, - "total_time": "0:00:16.530000" -} \ No newline at end of file diff --git a/flow/designs/gf180/uart-blocks/rules-base.json b/flow/designs/gf180/uart-blocks/rules-base.json index c46f11f4a6..2e88c899e0 100644 --- a/flow/designs/gf180/uart-blocks/rules-base.json +++ b/flow/designs/gf180/uart-blocks/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 61300.0, + "value": 13000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 69126, + "value": 71098, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 714, + "value": 752, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 62, + "value": 65, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 62, + "value": 65, "compare": "<=" }, "cts__timing__setup__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 20528, + "value": 20402, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 70132, + "value": 71942, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json b/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json deleted file mode 100644 index f1824673bc..0000000000 --- a/flow/designs/ihp-sg13g2/aes/metadata-base-ok.json +++ /dev/null @@ -1,516 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 4.5000", - "vclk_clk: 4.5000" - ], - "cts__clock__skew__hold": 0.127297, - "cts__clock__skew__setup": 0.127297, - "cts__cpu__total": 8.85, - "cts__design__core__area": 732357, - "cts__design__die__area": 796913, - "cts__design__instance__area": 145985, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 145985, - "cts__design__instance__count": 12743, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 12743, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.199336, - "cts__design__instance__utilization__stdcell": 0.199336, - "cts__design__io": 390, - "cts__design__nets": 12986, - "cts__design__rows": 226, - "cts__design__rows__CoreSite": 226, - "cts__design__sites": 403636, - "cts__design__sites__CoreSite": 403636, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 4.75, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__STA-0101": 2, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 210948.0, - "cts__power__internal__total": 0.0336415, - "cts__power__leakage__total": 1.89538e-06, - "cts__power__switching__total": 0.0453898, - "cts__power__total": 0.0790332, - "cts__route__wirelength__estimated": 496326, - "cts__runtime__total": "0:04.75", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.564267, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 8, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.647516, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 293664000.0, - "cts__timing__fmax__clock__clk": 293664000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.29945, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 1.09475, - "cts__utilizatin__before__dpl": 19.9336, - "design__io__hpwl": 133238168, - "design__violations": 0, - "detailedplace__cpu__total": 9.52, - "detailedplace__design__core__area": 732357, - "detailedplace__design__die__area": 796913, - "detailedplace__design__instance__area": 141309, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 141309, - "detailedplace__design__instance__count": 12636, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 12636, - "detailedplace__design__instance__displacement__max": 9.087, - "detailedplace__design__instance__displacement__mean": 2.163, - "detailedplace__design__instance__displacement__total": 27332.4, - "detailedplace__design__instance__utilization": 0.192951, - "detailedplace__design__instance__utilization__stdcell": 0.192951, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 12897, - "detailedplace__design__rows": 226, - "detailedplace__design__rows__CoreSite": 226, - "detailedplace__design__sites": 403636, - "detailedplace__design__sites__CoreSite": 403636, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 16113300.0, - "detailedplace__dpl__hpwl__delta__percent": 3, - "detailedplace__elapsed_seconds": 7.35, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 196368.0, - "detailedplace__power__internal__total": 0.0303745, - "detailedplace__power__leakage__total": 1.753e-06, - "detailedplace__power__switching__total": 0.0430353, - "detailedplace__power__total": 0.0734116, - "detailedplace__route__wirelength__estimated": 520654, - "detailedplace__runtime__total": "0:07.35", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.566491, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 8, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.647516, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 299071000.0, - "detailedplace__timing__fmax__clock__clk": 299071000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.281864, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 1.15632, - "detailedplace__utilizatin__before__dpl": 19.2951, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 11, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 11, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 4.692e-05, - "detailedroute__global_route__fastroute__finalization_s": 0.00201384, - "detailedroute__global_route__fastroute__initial_rsmt_s": 4.6821e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00192482, - "detailedroute__global_route__fastroute__new_route_l_s": 1.343e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4e-07, - "detailedroute__global_route__fastroute__route_l_s": 5.304e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.061e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 1.515e-05, - "detailedroute__global_route__vias": 55, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 38, - "detailedroute__route__drc_errors__iter__1": 3, - "detailedroute__route__drc_errors__iter__2": 3, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 17, - "detailedroute__route__drc_errors__iter__5": 1, - "detailedroute__route__drc_errors__iter__6": 1, - "detailedroute__route__drc_errors__iter__7": 0, - "detailedroute__route__net": 12984, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 101403, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 101403, - "detailedroute__route__wirelength": 574503, - "detailedroute__route__wirelength__iter__0": 574510, - "detailedroute__route__wirelength__iter__1": 574516, - "detailedroute__route__wirelength__iter__2": 574512, - "detailedroute__route__wirelength__iter__3": 574503, - "detailedroute__route__wirelength__iter__4": 574471, - "detailedroute__route__wirelength__iter__5": 574475, - "detailedroute__route__wirelength__iter__6": 574475, - "detailedroute__route__wirelength__iter__7": 574475, - "detailedroute__utilizatin__before__dpl": 19.9425, - "finish__clock__skew__hold": 0.0646997, - "finish__clock__skew__setup": 0.0646997, - "finish__cpu__total": 34.03, - "finish__design__core__area": 732357, - "finish__design__die__area": 796913, - "finish__design__instance__area": 146050, - "finish__design__instance__area__class__antenna_cell": 65.3184, - "finish__design__instance__area__class__clock_buffer": 4650.31, - "finish__design__instance__area__class__clock_inverter": 25.4016, - "finish__design__instance__area__class__fill_cell": 586307, - "finish__design__instance__area__class__inverter": 1349.91, - "finish__design__instance__area__class__multi_input_combinational_cell": 102889, - "finish__design__instance__area__class__sequential_cell": 25964.1, - "finish__design__instance__area__class__timing_repair_buffer": 11105.9, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 146050, - "finish__design__instance__count": 65205, - "finish__design__instance__count__class__antenna_cell": 12, - "finish__design__instance__count__class__clock_buffer": 103, - "finish__design__instance__count__class__clock_inverter": 4, - "finish__design__instance__count__class__fill_cell": 52450, - "finish__design__instance__count__class__inverter": 167, - "finish__design__instance__count__class__multi_input_combinational_cell": 10409, - "finish__design__instance__count__class__sequential_cell": 530, - "finish__design__instance__count__class__timing_repair_buffer": 1530, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 12755, - "finish__design__instance__utilization": 0.199425, - "finish__design__instance__utilization__stdcell": 0.199425, - "finish__design__io": 390, - "finish__design__nets": 12986, - "finish__design__rows": 226, - "finish__design__rows__CoreSite": 226, - "finish__design__sites": 403636, - "finish__design__sites__CoreSite": 403636, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19935, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000603897, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0338584, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0224734, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.16614, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0224734, - "finish__elapsed_seconds": 30.69, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 864216.0, - "finish__power__internal__total": 0.0336505, - "finish__power__leakage__total": 3.71694e-05, - "finish__power__switching__total": 0.0466558, - "finish__power__total": 0.0803435, - "finish__runtime__total": "0:30.69", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.636309, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 8, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.618128, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 284725000.0, - "finish__timing__fmax__clock__clk": 284725000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.272423, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 0.987834, - "finish__timing__wns_percent_delay": 26.723298, - "finish_merge__cpu__total": 2.35, - "finish_merge__elapsed_seconds": 2.66, - "finish_merge__mem__peak": 542540.0, - "finish_merge__runtime__total": "0:02.66", - "floorplan__cpu__total": 2.48, - "floorplan__design__core__area": 732357, - "floorplan__design__die__area": 796913, - "floorplan__design__instance__area": 130203, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 130203, - "floorplan__design__instance__count": 11106, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 11106, - "floorplan__design__instance__utilization": 0.177786, - "floorplan__design__instance__utilization__stdcell": 0.177786, - "floorplan__design__io": 388, - "floorplan__design__nets": 11365, - "floorplan__design__rows": 226, - "floorplan__design__rows__CoreSite": 226, - "floorplan__design__sites": 403636, - "floorplan__design__sites__CoreSite": 403636, - "floorplan__elapsed_seconds": 1.42, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 1, - "floorplan__mem__peak": 153320.0, - "floorplan__power__internal__total": 0.0288899, - "floorplan__power__leakage__total": 1.58426e-06, - "floorplan__power__switching__total": 0.022117, - "floorplan__power__total": 0.0510084, - "floorplan__runtime__total": "0:01.42", - "floorplan__timing__fmax": 263162000.0, - "floorplan__timing__fmax__clock__clk": 263162000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.254736, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 0.700055, - "flow__errors__count": 0, - "flow__warnings__count": 13, - "flow__warnings__count__FIN-0010": 12, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 2, - "globalplace__cpu__total": 147.16, - "globalplace__design__core__area": 732357, - "globalplace__design__die__area": 796913, - "globalplace__design__instance__area": 141309, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 141309, - "globalplace__design__instance__count": 12636, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 12636, - "globalplace__design__instance__utilization": 0.192951, - "globalplace__design__instance__utilization__stdcell": 0.192951, - "globalplace__design__io": 390, - "globalplace__design__nets": 12897, - "globalplace__design__rows": 226, - "globalplace__design__rows__CoreSite": 226, - "globalplace__design__sites": 403636, - "globalplace__design__sites__CoreSite": 403636, - "globalplace__elapsed_seconds": 15.36, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 433276.0, - "globalplace__power__internal__total": 0.0303897, - "globalplace__power__leakage__total": 1.753e-06, - "globalplace__power__switching__total": 0.0443945, - "globalplace__power__total": 0.074786, - "globalplace__runtime__total": "0:15.36", - "globalplace__timing__fmax": 295451000.0, - "globalplace__timing__fmax__clock__clk": 295451000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.275679, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 1.11534, - "globalplace_io__cpu__total": 0.21, - "globalplace_io__elapsed_seconds": 0.25, - "globalplace_io__mem__peak": 125540.0, - "globalplace_io__runtime__total": "0:00.25", - "globalplace_skip_io__cpu__total": 110.12, - "globalplace_skip_io__elapsed_seconds": 4.17, - "globalplace_skip_io__mem__peak": 144624.0, - "globalplace_skip_io__runtime__total": "0:04.17", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 1, - "globalroute__clock__skew__hold": 0.0313721, - "globalroute__clock__skew__setup": 0.0313721, - "globalroute__cpu__total": 216.86, - "globalroute__design__core__area": 732357, - "globalroute__design__die__area": 796913, - "globalroute__design__instance__area": 145990, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 145990, - "globalroute__design__instance__count": 12744, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 12744, - "globalroute__design__instance__displacement__max": 0, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.199343, - "globalroute__design__instance__utilization__stdcell": 0.199343, - "globalroute__design__io": 390, - "globalroute__design__nets": 12986, - "globalroute__design__rows": 226, - "globalroute__design__rows__CoreSite": 226, - "globalroute__design__sites": 403636, - "globalroute__design__sites__CoreSite": 403636, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 14.5, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 12, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 3, - "globalroute__global_route__fastroute__congestion_rsmt_s": 7.58e-06, - "globalroute__global_route__fastroute__finalization_s": 0.00117823, - "globalroute__global_route__fastroute__initial_rsmt_s": 1.632e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.0032356, - "globalroute__global_route__fastroute__new_route_l_s": 2.63e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 5.4e-07, - "globalroute__global_route__fastroute__route_l_s": 3.19e-06, - "globalroute__global_route__fastroute__route_z_s": 4.7e-07, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 4.21e-06, - "globalroute__global_route__vias": 8, - "globalroute__global_route__wirelength": 7884000, - "globalroute__mem__peak": 452512.0, - "globalroute__power__internal__total": 0.033703, - "globalroute__power__leakage__total": 1.89539e-06, - "globalroute__power__switching__total": 0.0515574, - "globalroute__power__total": 0.0852624, - "globalroute__route__net": 12984, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 496326, - "globalroute__runtime__total": "0:14.50", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.625477, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 8, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.603885, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 277278000.0, - "globalroute__timing__fmax__clock__clk": 277278000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.320514, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0.893506, - "globalroute__utilizatin__before__dpl": 19.9343, - "placeopt__cpu__total": 5.97, - "placeopt__design__core__area": 732357, - "placeopt__design__die__area": 796913, - "placeopt__design__instance__area": 141309, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 141309, - "placeopt__design__instance__count": 12636, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 12636, - "placeopt__design__instance__utilization": 0.192951, - "placeopt__design__instance__utilization__stdcell": 0.192951, - "placeopt__design__io": 390, - "placeopt__design__nets": 12897, - "placeopt__design__rows": 226, - "placeopt__design__rows__CoreSite": 226, - "placeopt__design__sites": 403636, - "placeopt__design__sites__CoreSite": 403636, - "placeopt__elapsed_seconds": 3.48, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 166924.0, - "placeopt__power__internal__total": 0.0303897, - "placeopt__power__leakage__total": 1.753e-06, - "placeopt__power__switching__total": 0.0443945, - "placeopt__power__total": 0.074786, - "placeopt__runtime__total": "0:03.48", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.544306, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 8, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.656467, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 295451000.0, - "placeopt__timing__fmax__clock__clk": 295451000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.275679, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 1.11534, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 08:02", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "ihp-sg13g2", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1uA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "bbff2afd-32e5-417f-8568-d6b3b3a56540", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "N/A", - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 147130, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 147130, - "synth__design__instance__count": 12096, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 12096, - "synth__design__io": 388, - "synth__design__nets": 12355, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__EST-0027": 1, - "synth__flow__warnings__type_count": 1, - "synth__netlist__hash": "N/A", - "synth__power__internal__total": 0.0351217, - "synth__power__leakage__total": 2.03892e-06, - "synth__power__switching__total": 0.0231657, - "synth__power__total": 0.0582894, - "synth__timing__fmax": 473117000.0, - "synth__timing__fmax__clock__clk": 473117000.0, - "synth__timing__hold__tns": 0, - "synth__timing__hold__ws": 0.25444, - "synth__timing__setup__tns": 0, - "synth__timing__setup__ws": 2.38636, - "total_elapsed_seconds": 84.63, - "total_time": "0:01:24.630000" -} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/aes/rules-base.json b/flow/designs/ihp-sg13g2/aes/rules-base.json index 05b9867200..73b260cc27 100644 --- a/flow/designs/ihp-sg13g2/aes/rules-base.json +++ b/flow/designs/ihp-sg13g2/aes/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 208000.0, + "value": 169000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 197224, + "value": 162505, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 18253, + "value": 14531, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1128, + "value": 1264, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1128, + "value": 1264, "compare": "<=" }, "cts__timing__setup__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 782983, + "value": 660678, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 201215, + "value": 167958, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json b/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json index 5b0b579ebd..0cfab656d7 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/metadata-base-ok.json @@ -1,455 +1,364 @@ { - "constraints__clocks__count": 2, + "constraints__clocks__count": 1, "constraints__clocks__details": [ - "clk_core: 20.0000", - "vclk_clk_core: 20.0000" + "clk_core: 20.0000" ], - "cts__clock__skew__hold": 0.544397, - "cts__clock__skew__setup": 0.526173, - "cts__cpu__total": 1.89, + "cts__clock__skew__hold": 0.416925, + "cts__clock__skew__setup": 0.416925, + "cts__cpu__total": 1.74, "cts__design__core__area": 121187, - "cts__design__die__area": 1103630.0, - "cts__design__instance__area": 36592.8, + "cts__design__die__area": 1102500.0, + "cts__design__instance__area": 36578.3, "cts__design__instance__area__cover": 98000, "cts__design__instance__area__macros": 21794.6, "cts__design__instance__area__padcells": 424800, - "cts__design__instance__area__stdcell": 14798.2, - "cts__design__instance__count": 978, + "cts__design__instance__area__stdcell": 14783.7, + "cts__design__instance__count": 985, "cts__design__instance__count__cover": 20, "cts__design__instance__count__hold_buffer": 0, "cts__design__instance__count__macros": 1, "cts__design__instance__count__padcells": 48, "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 909, + "cts__design__instance__count__stdcell": 916, "cts__design__instance__displacement__max": 0, "cts__design__instance__displacement__mean": 0, "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.301952, - "cts__design__instance__utilization__stdcell": 0.148886, + "cts__design__instance__utilization": 0.301833, + "cts__design__instance__utilization__stdcell": 0.14874, "cts__design__io": 20, - "cts__design__nets": 953, "cts__design__rows": 133, - "cts__design__rows__CoreSite": 133, - "cts__design__sites": 53795, - "cts__design__sites__CoreSite": 53795, + "cts__design__rows:CoreSite": 133, + "cts__design__sites": 53754, + "cts__design__sites:CoreSite": 53754, "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 1.68, "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 3, - "cts__flow__warnings__count__STA-1140": 3, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 156872.0, - "cts__power__internal__total": 0.000293236, - "cts__power__leakage__total": 5.8942e-07, - "cts__power__switching__total": 0.000354884, - "cts__power__total": 0.000648709, - "cts__route__wirelength__estimated": 31079.1, - "cts__runtime__total": "0:01.68", + "cts__flow__warnings__count": 1, + "cts__mem__peak": 223804.0, + "cts__power__internal__total": 6.36515e-05, + "cts__power__leakage__total": 6.15849e-07, + "cts__power__switching__total": 1.14976e-05, + "cts__power__total": 7.5765e-05, + "cts__route__wirelength__estimated": 32399.4, + "cts__runtime__total": "0:01.36", "cts__timing__drv__hold_violation_count": 0, "cts__timing__drv__max_cap": 27, "cts__timing__drv__max_cap_limit": -9.58431, - "cts__timing__drv__max_fanout": 1, + "cts__timing__drv__max_fanout": 0, "cts__timing__drv__max_fanout_limit": 8, "cts__timing__drv__max_slew": 25, - "cts__timing__drv__max_slew_limit": -5.32164, + "cts__timing__drv__max_slew_limit": -5.32153, "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 285347000.0, - "cts__timing__fmax__clock__clk_core": 285347000.0, "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0347058, + "cts__timing__hold__ws": 0.0665765, "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 7.9354, - "cts__utilizatin__before__dpl": 30.1952, - "design__io__hpwl": 0, + "cts__timing__setup__ws": 3.44505, "design__violations": 0, - "detailedplace__cpu__total": 0.73, + "detailedplace__cpu__total": 0.94, "detailedplace__design__core__area": 121187, - "detailedplace__design__die__area": 1103630.0, - "detailedplace__design__instance__area": 34201.4, + "detailedplace__design__die__area": 1102500.0, + "detailedplace__design__instance__area": 34050.8, "detailedplace__design__instance__area__cover": 98000, "detailedplace__design__instance__area__macros": 21794.6, "detailedplace__design__instance__area__padcells": 424800, - "detailedplace__design__instance__area__stdcell": 12406.9, - "detailedplace__design__instance__count": 920, + "detailedplace__design__instance__area__stdcell": 12256.3, + "detailedplace__design__instance__count": 924, "detailedplace__design__instance__count__cover": 20, "detailedplace__design__instance__count__macros": 1, "detailedplace__design__instance__count__padcells": 48, - "detailedplace__design__instance__count__stdcell": 851, - "detailedplace__design__instance__displacement__max": 8.798, - "detailedplace__design__instance__displacement__mean": 2.522, - "detailedplace__design__instance__displacement__total": 2148.85, - "detailedplace__design__instance__utilization": 0.282219, - "detailedplace__design__instance__utilization__stdcell": 0.124827, + "detailedplace__design__instance__count__stdcell": 855, + "detailedplace__design__instance__displacement__max": 13.101, + "detailedplace__design__instance__displacement__mean": 3.157, + "detailedplace__design__instance__displacement__total": 2702.6, + "detailedplace__design__instance__utilization": 0.280977, + "detailedplace__design__instance__utilization__stdcell": 0.123311, "detailedplace__design__io": 20, - "detailedplace__design__nets": 901, "detailedplace__design__rows": 133, - "detailedplace__design__rows__CoreSite": 133, - "detailedplace__design__sites": 53795, - "detailedplace__design__sites__CoreSite": 53795, + "detailedplace__design__rows:CoreSite": 133, + "detailedplace__design__sites": 53754, + "detailedplace__design__sites:CoreSite": 53754, "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 1634840.0, - "detailedplace__dpl__hpwl__delta__percent": 6, - "detailedplace__elapsed_seconds": 0.63, "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 3, - "detailedplace__flow__warnings__count__STA-1140": 3, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 122872.0, - "detailedplace__power__internal__total": 0.000270603, - "detailedplace__power__leakage__total": 3.45118e-07, - "detailedplace__power__switching__total": 0.000348539, - "detailedplace__power__total": 0.000619487, - "detailedplace__route__wirelength__estimated": 28925.4, - "detailedplace__runtime__total": "0:00.63", + "detailedplace__flow__warnings__count": 1, + "detailedplace__mem__peak": 126980.0, + "detailedplace__power__internal__total": 3.34988e-05, + "detailedplace__power__leakage__total": 3.57528e-07, + "detailedplace__power__switching__total": 6.76419e-06, + "detailedplace__power__total": 4.06205e-05, + "detailedplace__route__wirelength__estimated": 27769.5, + "detailedplace__runtime__total": "0:00.70", "detailedplace__timing__drv__hold_violation_count": 0, "detailedplace__timing__drv__max_cap": 27, "detailedplace__timing__drv__max_cap_limit": -9.58431, "detailedplace__timing__drv__max_fanout": 0, "detailedplace__timing__drv__max_fanout_limit": 8, "detailedplace__timing__drv__max_slew": 25, - "detailedplace__timing__drv__max_slew_limit": -5.32164, + "detailedplace__timing__drv__max_slew_limit": -5.32153, "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 284585000.0, - "detailedplace__timing__fmax__clock__clk_core": 284585000.0, "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.0698607, + "detailedplace__timing__hold__ws": 0.0614673, "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 7.62568, - "detailedplace__utilizatin__before__dpl": 28.2219, + "detailedplace__timing__setup__ws": 3.44505, "detailedroute__antenna__violating__nets": 0, "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, + "detailedroute__antenna_diodes_count": 2, "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 84, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__DRT-0419": 70, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__count__STA-1140": 3, - "detailedroute__flow__warnings__type_count": 4, + "detailedroute__flow__warnings__count": 11, "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 426, - "detailedroute__route__drc_errors__iter__1": 230, - "detailedroute__route__drc_errors__iter__2": 243, - "detailedroute__route__drc_errors__iter__3": 8, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 933, - "detailedroute__route__net__special": 20, - "detailedroute__route__vias": 5729, + "detailedroute__route__drc_errors__iter:0": 6, + "detailedroute__route__drc_errors__iter:1": 1, + "detailedroute__route__drc_errors__iter:2": 0, + "detailedroute__route__drc_errors__iter:3": 27, + "detailedroute__route__drc_errors__iter:4": 3, + "detailedroute__route__drc_errors__iter:5": 0, + "detailedroute__route__net": 1062, + "detailedroute__route__net__special": 24, + "detailedroute__route__vias": 6330, "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 5729, - "detailedroute__route__wirelength": 36342, - "detailedroute__route__wirelength__iter__0": 36603, - "detailedroute__route__wirelength__iter__1": 36431, - "detailedroute__route__wirelength__iter__2": 36382, - "detailedroute__route__wirelength__iter__3": 36338, - "detailedroute__route__wirelength__iter__4": 36342, - "finish__clock__skew__hold": 0.520431, - "finish__clock__skew__setup": 0.509527, - "finish__cpu__total": 4.05, + "detailedroute__route__vias__singlecut": 6330, + "detailedroute__route__wirelength": 37033, + "detailedroute__route__wirelength__iter:0": 37038, + "detailedroute__route__wirelength__iter:1": 37035, + "detailedroute__route__wirelength__iter:2": 37033, + "detailedroute__route__wirelength__iter:3": 37018, + "detailedroute__route__wirelength__iter:4": 37007, + "detailedroute__route__wirelength__iter:5": 37012, + "finish__clock__skew__hold": 0.48647, + "finish__clock__skew__setup": 0.462837, + "finish__cpu__total": 4.47, "finish__design__core__area": 121187, - "finish__design__die__area": 1103630.0, - "finish__design__instance__area": 36603.7, - "finish__design__instance__area__class__antenna_cell": 10.8864, - "finish__design__instance__area__class__clock_buffer": 2358.72, - "finish__design__instance__area__class__clock_inverter": 32.6592, - "finish__design__instance__area__class__cover": 98000, - "finish__design__instance__area__class__fill_cell": 82796.5, - "finish__design__instance__area__class__input_output_pad": 144000, - "finish__design__instance__area__class__input_pad": 72000, - "finish__design__instance__area__class__inverter": 175.997, - "finish__design__instance__area__class__macro": 21794.6, - "finish__design__instance__area__class__multi_input_combinational_cell": 5891.36, - "finish__design__instance__area__class__output_pad": 14400, - "finish__design__instance__area__class__pad_spacer": 136800, - "finish__design__instance__area__class__power_pad": 57600, - "finish__design__instance__area__class__sequential_cell": 5976.63, - "finish__design__instance__area__class__timing_repair_buffer": 362.88, + "finish__design__die__area": 1102500.0, + "finish__design__instance__area": 118272, + "finish__design__instance__area__class:antenna_cell": 576.979, + "finish__design__instance__area__class:clock_buffer": 2494.8, + "finish__design__instance__area__class:clock_inverter": 32.6592, + "finish__design__instance__area__class:cover": 98000, + "finish__design__instance__area__class:input_output_pad": 144000, + "finish__design__instance__area__class:input_pad": 72000, + "finish__design__instance__area__class:inverter": 154.224, + "finish__design__instance__area__class:macro": 21794.6, + "finish__design__instance__area__class:multi_input_combinational_cell": 5889.54, + "finish__design__instance__area__class:output_pad": 14400, + "finish__design__instance__area__class:pad_spacer": 136800, + "finish__design__instance__area__class:power_pad": 57600, + "finish__design__instance__area__class:sequential_cell": 5755.28, + "finish__design__instance__area__class:timing_repair_buffer": 457.229, "finish__design__instance__area__cover": 98000, "finish__design__instance__area__macros": 21794.6, "finish__design__instance__area__padcells": 424800, - "finish__design__instance__area__stdcell": 14809.1, - "finish__design__instance__count": 7962, - "finish__design__instance__count__class__antenna_cell": 2, - "finish__design__instance__count__class__clock_buffer": 52, - "finish__design__instance__count__class__clock_inverter": 6, - "finish__design__instance__count__class__cover": 20, - "finish__design__instance__count__class__fill_cell": 6982, - "finish__design__instance__count__class__input_output_pad": 10, - "finish__design__instance__count__class__input_pad": 5, - "finish__design__instance__count__class__inverter": 32, - "finish__design__instance__count__class__macro": 1, - "finish__design__instance__count__class__multi_input_combinational_cell": 647, - "finish__design__instance__count__class__output_pad": 1, - "finish__design__instance__count__class__pad_spacer": 28, - "finish__design__instance__count__class__power_pad": 4, - "finish__design__instance__count__class__sequential_cell": 122, - "finish__design__instance__count__class__timing_repair_buffer": 50, + "finish__design__instance__area__stdcell": 96477.1, + "finish__design__instance__count": 7518, + "finish__design__instance__count__class:antenna_cell": 106, + "finish__design__instance__count__class:clock_buffer": 55, + "finish__design__instance__count__class:clock_inverter": 6, + "finish__design__instance__count__class:cover": 20, + "finish__design__instance__count__class:input_output_pad": 10, + "finish__design__instance__count__class:input_pad": 5, + "finish__design__instance__count__class:inverter": 28, + "finish__design__instance__count__class:macro": 1, + "finish__design__instance__count__class:multi_input_combinational_cell": 642, + "finish__design__instance__count__class:output_pad": 1, + "finish__design__instance__count__class:pad_spacer": 28, + "finish__design__instance__count__class:power_pad": 4, + "finish__design__instance__count__class:sequential_cell": 122, + "finish__design__instance__count__class:timing_repair_buffer": 63, "finish__design__instance__count__cover": 20, "finish__design__instance__count__macros": 1, "finish__design__instance__count__padcells": 48, - "finish__design__instance__count__stdcell": 911, - "finish__design__instance__utilization": 0.302042, - "finish__design__instance__utilization__stdcell": 0.148996, + "finish__design__instance__count__stdcell": 7449, + "finish__design__instance__utilization": 0.97594, + "finish__design__instance__utilization__stdcell": 0.970664, "finish__design__io": 20, - "finish__design__nets": 953, "finish__design__rows": 133, - "finish__design__rows__CoreSite": 133, - "finish__design__sites": 53795, - "finish__design__sites__CoreSite": 53795, - "finish__design_powergrid__drop__average__net__VDD__corner__slow": 1.2, - "finish__design_powergrid__drop__average__net__VSS__corner__slow": 7.0132e-07, - "finish__design_powergrid__drop__worst__net__VDD__corner__slow": 2.53611e-05, - "finish__design_powergrid__drop__worst__net__VSS__corner__slow": 1.95367e-05, - "finish__design_powergrid__voltage__worst__net__VDD__corner__slow": 1.19997, - "finish__design_powergrid__voltage__worst__net__VSS__corner__slow": 1.95367e-05, - "finish__elapsed_seconds": 3.82, + "finish__design__rows:CoreSite": 133, + "finish__design__sites": 53754, + "finish__design__sites:CoreSite": 53754, + "finish__design_powergrid__drop__average__net:VDD__corner:fast": 1.19999, + "finish__design_powergrid__drop__average__net:VSS__corner:fast": 5.72021e-06, + "finish__design_powergrid__drop__worst__net:VDD__corner:fast": 3.33034e-05, + "finish__design_powergrid__drop__worst__net:VSS__corner:fast": 2.81877e-05, + "finish__design_powergrid__voltage__worst__net:VDD__corner:fast": 1.19997, + "finish__design_powergrid__voltage__worst__net:VSS__corner:fast": 2.81877e-05, "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 7, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__count__STA-1140": 3, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 256796.0, - "finish__power__internal__total": 0.000293123, - "finish__power__leakage__total": 1.85222e-06, - "finish__power__switching__total": 0.000352716, - "finish__power__total": 0.000647692, - "finish__runtime__total": "0:03.82", + "finish__flow__warnings__count": 2, + "finish__mem__peak": 266520.0, + "finish__power__internal__total": 5.79117e-05, + "finish__power__leakage__total": 1.87494e-06, + "finish__power__switching__total": 1.32977e-05, + "finish__power__total": 7.30843e-05, + "finish__runtime__total": "0:04.06", "finish__timing__drv__hold_violation_count": 0, "finish__timing__drv__max_cap": 27, "finish__timing__drv__max_cap_limit": -9.58431, - "finish__timing__drv__max_fanout": 1, + "finish__timing__drv__max_fanout": 3, "finish__timing__drv__max_fanout_limit": 8, "finish__timing__drv__max_slew": 25, - "finish__timing__drv__max_slew_limit": -5.32162, + "finish__timing__drv__max_slew_limit": -5.32041, "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 271612000.0, - "finish__timing__fmax__clock__clk_core": 271612000.0, "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0341625, + "finish__timing__hold__ws": 0.033864, "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 7.95644, - "finish__timing__wns_percent_delay": 64.826372, - "finish_merge__cpu__total": 2.14, - "finish_merge__elapsed_seconds": 2.47, - "finish_merge__mem__peak": 536312.0, - "finish_merge__runtime__total": "0:02.47", - "floorplan__cpu__total": 0.51, + "finish__timing__setup__ws": 3.88761, + "finish__timing__wns_percent_delay": 48.824475, + "finish_merge__cpu__total": 1.38, + "finish_merge__mem__peak": 473592.0, + "finish_merge__runtime__total": "0:01.53", + "floorplan__cpu__total": 0.63, "floorplan__design__core__area": 121187, - "floorplan__design__die__area": 1103630.0, - "floorplan__design__instance__area": 34274, + "floorplan__design__die__area": 1102500.0, + "floorplan__design__instance__area": 33045.7, "floorplan__design__instance__area__cover": 98000, "floorplan__design__instance__area__macros": 21794.6, "floorplan__design__instance__area__padcells": 424800, - "floorplan__design__instance__area__stdcell": 12479.4, - "floorplan__design__instance__count": 920, + "floorplan__design__instance__area__stdcell": 11251.1, + "floorplan__design__instance__count": 754, "floorplan__design__instance__count__cover": 20, + "floorplan__design__instance__count__hold_buffer": 0, "floorplan__design__instance__count__macros": 1, "floorplan__design__instance__count__padcells": 48, "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 851, - "floorplan__design__instance__utilization": 0.282818, - "floorplan__design__instance__utilization__stdcell": 0.125557, - "floorplan__design__io": 0, - "floorplan__design__nets": 901, + "floorplan__design__instance__count__stdcell": 685, + "floorplan__design__instance__utilization": 0.272682, + "floorplan__design__instance__utilization__stdcell": 0.113198, + "floorplan__design__io": 20, "floorplan__design__rows": 92, - "floorplan__design__rows__CoreSite": 92, + "floorplan__design__rows:CoreSite": 92, "floorplan__design__sites": 66792, - "floorplan__design__sites__CoreSite": 66792, - "floorplan__elapsed_seconds": 0.46, + "floorplan__design__sites:CoreSite": 66792, "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 8, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__PAD-0033": 4, - "floorplan__flow__warnings__count__STA-1140": 3, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 133812.0, - "floorplan__power__internal__total": 0.000270487, - "floorplan__power__leakage__total": 3.49679e-07, - "floorplan__power__switching__total": 0.000345063, - "floorplan__power__total": 0.0006159, - "floorplan__runtime__total": "0:00.46", - "floorplan__timing__fmax": 317843000.0, - "floorplan__timing__fmax__clock__clk_core": 317843000.0, + "floorplan__flow__warnings__count": 7, + "floorplan__mem__peak": 116856.0, + "floorplan__power__internal__total": 3.26237e-05, + "floorplan__power__leakage__total": 3.66049e-07, + "floorplan__power__switching__total": 4.05039e-06, + "floorplan__power__total": 3.70401e-05, + "floorplan__runtime__total": "0:00.45", "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0349743, + "floorplan__timing__hold__ws": 0.0483089, "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 7.75491, + "floorplan__timing__setup__ws": 3.57371, "flow__errors__count": 0, - "flow__warnings__count": 3, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__PDN-0110": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__count__STA-1140": 3, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 36.13, + "flow__warnings__count": 1, + "globalplace__cpu__total": 14.31, "globalplace__design__core__area": 121187, - "globalplace__design__die__area": 1103630.0, - "globalplace__design__instance__area": 34201.4, + "globalplace__design__die__area": 1102500.0, + "globalplace__design__instance__area": 32911.4, "globalplace__design__instance__area__cover": 98000, "globalplace__design__instance__area__macros": 21794.6, "globalplace__design__instance__area__padcells": 424800, - "globalplace__design__instance__area__stdcell": 12406.9, - "globalplace__design__instance__count": 920, + "globalplace__design__instance__area__stdcell": 11116.8, + "globalplace__design__instance__count": 767, "globalplace__design__instance__count__cover": 20, "globalplace__design__instance__count__macros": 1, "globalplace__design__instance__count__padcells": 48, - "globalplace__design__instance__count__stdcell": 851, - "globalplace__design__instance__utilization": 0.282219, - "globalplace__design__instance__utilization__stdcell": 0.124827, + "globalplace__design__instance__count__stdcell": 698, + "globalplace__design__instance__utilization": 0.271574, + "globalplace__design__instance__utilization__stdcell": 0.111847, "globalplace__design__io": 20, - "globalplace__design__nets": 901, "globalplace__design__rows": 133, - "globalplace__design__rows__CoreSite": 133, - "globalplace__design__sites": 53795, - "globalplace__design__sites__CoreSite": 53795, - "globalplace__elapsed_seconds": 2.29, + "globalplace__design__rows:CoreSite": 133, + "globalplace__design__sites": 53754, + "globalplace__design__sites:CoreSite": 53754, "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 3, - "globalplace__flow__warnings__count__STA-1140": 3, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 268812.0, - "globalplace__power__internal__total": 0.000270605, - "globalplace__power__leakage__total": 3.45118e-07, - "globalplace__power__switching__total": 0.000348033, - "globalplace__power__total": 0.000618982, - "globalplace__runtime__total": "0:02.29", - "globalplace__timing__fmax": 285115000.0, - "globalplace__timing__fmax__clock__clk_core": 285115000.0, + "globalplace__flow__warnings__count": 1, + "globalplace__mem__peak": 701500.0, + "globalplace__power__internal__total": 3.35075e-05, + "globalplace__power__leakage__total": 3.55326e-07, + "globalplace__power__switching__total": 6.72037e-06, + "globalplace__power__total": 4.05832e-05, + "globalplace__runtime__total": "0:02.59", "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.0685759, + "globalplace__timing__hold__ws": 0.0627901, "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 7.62568, - "globalplace_io__cpu__total": 0.2, - "globalplace_io__elapsed_seconds": 0.25, - "globalplace_io__mem__peak": 111984.0, - "globalplace_io__runtime__total": "0:00.25", - "globalplace_skip_io__cpu__total": 0.2, - "globalplace_skip_io__elapsed_seconds": 0.25, - "globalplace_skip_io__mem__peak": 110848.0, - "globalplace_skip_io__runtime__total": "0:00.25", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 2, - "globalroute__clock__skew__hold": 0.52483, - "globalroute__clock__skew__setup": 0.526861, - "globalroute__cpu__total": 31.1, + "globalplace__timing__setup__ws": 3.44505, + "globalplace_io__cpu__total": 0.09, + "globalplace_io__mem__peak": 98292.0, + "globalplace_io__runtime__total": "0:00.12", + "globalplace_skip_io__cpu__total": 8.01, + "globalplace_skip_io__mem__peak": 114176.0, + "globalplace_skip_io__runtime__total": "0:00.70", + "globalroute__antenna__violating__nets": 2, + "globalroute__antenna__violating__pins": 4, + "globalroute__antenna_diodes_count": 104, + "globalroute__clock__skew__hold": 0.507695, + "globalroute__clock__skew__setup": 0.471571, + "globalroute__cpu__total": 40.2, "globalroute__design__core__area": 121187, - "globalroute__design__die__area": 1103630.0, - "globalroute__design__instance__area": 36603.7, + "globalroute__design__die__area": 1102500.0, + "globalroute__design__instance__area": 37144.4, "globalroute__design__instance__area__cover": 98000, "globalroute__design__instance__area__macros": 21794.6, "globalroute__design__instance__area__padcells": 424800, - "globalroute__design__instance__area__stdcell": 14809.1, - "globalroute__design__instance__count": 980, + "globalroute__design__instance__area__stdcell": 15349.8, + "globalroute__design__instance__count": 1089, "globalroute__design__instance__count__cover": 20, "globalroute__design__instance__count__hold_buffer": 0, "globalroute__design__instance__count__macros": 1, "globalroute__design__instance__count__padcells": 48, "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 911, + "globalroute__design__instance__count__stdcell": 1020, "globalroute__design__instance__displacement__max": 0, "globalroute__design__instance__displacement__mean": 0, "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.302042, - "globalroute__design__instance__utilization__stdcell": 0.148996, + "globalroute__design__instance__utilization": 0.306504, + "globalroute__design__instance__utilization__stdcell": 0.154436, "globalroute__design__io": 20, - "globalroute__design__nets": 953, "globalroute__design__rows": 133, - "globalroute__design__rows__CoreSite": 133, - "globalroute__design__sites": 53795, - "globalroute__design__sites__CoreSite": 53795, + "globalroute__design__rows:CoreSite": 133, + "globalroute__design__sites": 53754, + "globalroute__design__sites:CoreSite": 53754, "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 2.72, "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 85, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__DRT-0419": 70, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__count__STA-1140": 3, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 1.148e-05, - "globalroute__global_route__fastroute__finalization_s": 0.00114774, - "globalroute__global_route__fastroute__initial_rsmt_s": 1.781e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00208413, - "globalroute__global_route__fastroute__new_route_l_s": 2.6e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.7e-07, - "globalroute__global_route__fastroute__route_l_s": 1.519e-05, - "globalroute__global_route__fastroute__route_z_s": 5.53e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 4.93e-06, - "globalroute__global_route__vias": 9, - "globalroute__global_route__wirelength": 51120, - "globalroute__mem__peak": 293740.0, - "globalroute__power__internal__total": 0.000293177, - "globalroute__power__leakage__total": 5.89431e-07, - "globalroute__power__switching__total": 0.000357417, - "globalroute__power__total": 0.000651184, - "globalroute__route__net": 933, - "globalroute__route__net__special": 20, - "globalroute__route__wirelength__estimated": 31079.1, - "globalroute__runtime__total": "0:02.72", - "globalroute__timing__clock__slack": "N/A", + "globalroute__flow__warnings__count": 11, + "globalroute__mem__peak": 751424.0, + "globalroute__power__internal__total": 5.83437e-05, + "globalroute__power__leakage__total": 6.16393e-07, + "globalroute__power__switching__total": 1.5735e-05, + "globalroute__power__total": 7.46951e-05, + "globalroute__route__net": 1062, + "globalroute__route__net__special": 24, + "globalroute__route__wirelength__estimated": 32399.4, + "globalroute__runtime__total": "0:05.61", + "globalroute__timing__clock__slack": 3.812, "globalroute__timing__drv__hold_violation_count": 0, "globalroute__timing__drv__max_cap": 27, "globalroute__timing__drv__max_cap_limit": -9.58431, - "globalroute__timing__drv__max_fanout": 1, + "globalroute__timing__drv__max_fanout": 3, "globalroute__timing__drv__max_fanout_limit": 8, "globalroute__timing__drv__max_slew": 25, - "globalroute__timing__drv__max_slew_limit": -5.32164, + "globalroute__timing__drv__max_slew_limit": -5.32154, "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 259751000.0, - "globalroute__timing__fmax__clock__clk_core": 259751000.0, "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0535882, + "globalroute__timing__hold__ws": 0.0494376, "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 7.94037, - "globalroute__utilizatin__before__dpl": 30.2042, - "placeopt__cpu__total": 0.76, + "globalroute__timing__setup__ws": 3.81203, + "placeopt__cpu__total": 1.15, "placeopt__design__core__area": 121187, - "placeopt__design__die__area": 1103630.0, - "placeopt__design__instance__area": 34201.4, + "placeopt__design__die__area": 1102500.0, + "placeopt__design__instance__area": 34050.8, "placeopt__design__instance__area__cover": 98000, "placeopt__design__instance__area__macros": 21794.6, "placeopt__design__instance__area__padcells": 424800, - "placeopt__design__instance__area__stdcell": 12406.9, - "placeopt__design__instance__count": 920, + "placeopt__design__instance__area__stdcell": 12256.3, + "placeopt__design__instance__count": 924, "placeopt__design__instance__count__cover": 20, "placeopt__design__instance__count__macros": 1, "placeopt__design__instance__count__padcells": 48, - "placeopt__design__instance__count__stdcell": 851, - "placeopt__design__instance__utilization": 0.282219, - "placeopt__design__instance__utilization__stdcell": 0.124827, + "placeopt__design__instance__count__stdcell": 855, + "placeopt__design__instance__utilization": 0.280977, + "placeopt__design__instance__utilization__stdcell": 0.123311, "placeopt__design__io": 20, - "placeopt__design__nets": 901, "placeopt__design__rows": 133, - "placeopt__design__rows__CoreSite": 133, - "placeopt__design__sites": 53795, - "placeopt__design__sites__CoreSite": 53795, - "placeopt__elapsed_seconds": 0.68, + "placeopt__design__rows:CoreSite": 133, + "placeopt__design__sites": 53754, + "placeopt__design__sites:CoreSite": 53754, "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 4, - "placeopt__flow__warnings__count__RSZ-0020": 1, - "placeopt__flow__warnings__count__STA-1140": 3, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 132376.0, - "placeopt__power__internal__total": 0.000270605, - "placeopt__power__leakage__total": 3.45118e-07, - "placeopt__power__switching__total": 0.000348033, - "placeopt__power__total": 0.000618982, - "placeopt__runtime__total": "0:00.68", + "placeopt__flow__warnings__count": 2, + "placeopt__mem__peak": 641056.0, + "placeopt__power__internal__total": 3.35075e-05, + "placeopt__power__leakage__total": 3.57528e-07, + "placeopt__power__switching__total": 1.18703e-05, + "placeopt__power__total": 4.57353e-05, + "placeopt__runtime__total": "0:00.88", "placeopt__timing__drv__floating__nets": 4, "placeopt__timing__drv__floating__pins": 0, "placeopt__timing__drv__hold_violation_count": 0, @@ -458,19 +367,17 @@ "placeopt__timing__drv__max_fanout": 0, "placeopt__timing__drv__max_fanout_limit": 8, "placeopt__timing__drv__max_slew": 25, - "placeopt__timing__drv__max_slew_limit": -5.32164, + "placeopt__timing__drv__max_slew_limit": -5.32153, "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 285115000.0, - "placeopt__timing__fmax__clock__clk_core": 285115000.0, "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.0685759, + "placeopt__timing__hold__ws": 0.0627901, "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 7.62568, + "placeopt__timing__setup__ws": 3.44505, "run__flow__design": "i2c-gpio-expander", - "run__flow__generate_date": "2026-06-17 07:51", + "run__flow__generate_date": "2025-06-27 17:15", "run__flow__metrics_version": "Metrics_2.1.2", "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", + "run__flow__openroad_version": "v2.0-18663-g4a7c6dd8f", "run__flow__platform": "ihp-sg13g2", "run__flow__platform__capacitance_units": "1pF", "run__flow__platform__current_units": "1uA", @@ -479,38 +386,14 @@ "run__flow__platform__resistance_units": "1kohm", "run__flow__platform__time_units": "1ns", "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "049a8718-7796-4604-82fb-adeb3cbd3e7f", + "run__flow__platform_commit": "2b92477257a655e1c3d56c83372e3ea6262fc7e1", + "run__flow__scripts_commit": "2b92477257a655e1c3d56c83372e3ea6262fc7e1", + "run__flow__uuid": "a55e4f22-7f3b-48eb-84a6-b10f6fde9a2a", "run__flow__variant": "base", - "synth__canonical_netlist__hash": "2145f9fd37063135e1bf5bef2eb081c962b4c279", - "synth__cpu__total": 0.67, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 33134.6, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 21794.6, - "synth__design__instance__area__padcells": 288000, - "synth__design__instance__area__stdcell": 11340, - "synth__design__instance__count": 715, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 1, - "synth__design__instance__count__padcells": 20, - "synth__design__instance__count__stdcell": 694, - "synth__design__io": 16, - "synth__design__nets": 740, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 0.82, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 6, - "synth__flow__warnings__count__ODB-0229": 2, - "synth__flow__warnings__count__STA-0347": 1, - "synth__flow__warnings__count__STA-1140": 3, - "synth__flow__warnings__type_count": 3, - "synth__mem__peak": 34360.0, - "synth__netlist__hash": "e9b3e4abd3ee516a83a28b91bda7e49828af43df", - "synth__runtime__total": "0:00.82", - "total_elapsed_seconds": 16.07, - "total_time": "0:00:16.070000" + "synth__cpu__total": 0.88, + "synth__design__instance__area__stdcell": 253699.051, + "synth__design__instance__count__stdcell": 702.0, + "synth__mem__peak": 26056.0, + "synth__runtime__total": "0:00.90", + "total_time": "0:00:18.900000" } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json b/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json index 413eea9789..44cd7d43ef 100644 --- a/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json +++ b/flow/designs/ihp-sg13g2/i2c-gpio-expander/rules-base.json @@ -1,6 +1,6 @@ { "synth__canonical_netlist__hash": { - "value": "343adb65c551c257442500e3d05ced3bcc4adf88", + "value": "2145f9fd37063135e1bf5bef2eb081c962b4c279", "compare": "==", "level": "warning" }, @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 358000.0, + "value": 13000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 39063, + "value": 39332, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 951, + "value": 979, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 83, + "value": 85, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 83, + "value": 85, "compare": "<=" }, "cts__timing__setup__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 37489, + "value": 41793, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 42034, + "value": 42094, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json b/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json deleted file mode 100644 index cc28ef8e9b..0000000000 --- a/flow/designs/ihp-sg13g2/ibex/metadata-base-ok.json +++ /dev/null @@ -1,590 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 8.0000", - "vclk_core_clock: 8.0000" - ], - "cts__clock__skew__hold": 0.0973205, - "cts__clock__skew__setup": 0.095617, - "cts__cpu__total": 35.32, - "cts__design__core__area": 343947, - "cts__design__die__area": 387780, - "cts__design__instance__area": 284529, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 284529, - "cts__design__instance__count": 18027, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 18027, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.827247, - "cts__design__instance__utilization__stdcell": 0.827247, - "cts__design__io": 266, - "cts__design__nets": 18170, - "cts__design__rows": 155, - "cts__design__rows__CoreSite": 155, - "cts__design__sites": 189565, - "cts__design__sites__CoreSite": 189565, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 12.01, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 3, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__STA-0101": 2, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 288668.0, - "cts__power__internal__total": 0.0312427, - "cts__power__leakage__total": 3.67005e-06, - "cts__power__switching__total": 0.017964, - "cts__power__total": 0.0492104, - "cts__route__wirelength__estimated": 769641, - "cts__runtime__total": "0:12.01", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.53332, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 8, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.561, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 152320000.0, - "cts__timing__fmax__clock__core_clock": 129832000.0, - "cts__timing__fmax__clock__vclk_core_clock": 152320000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.276875, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.297718, - "cts__utilizatin__before__dpl": 82.7247, - "design__io__hpwl": 53629871, - "design__violations": 0, - "detailedplace__cpu__total": 16.01, - "detailedplace__design__core__area": 343947, - "detailedplace__design__die__area": 387780, - "detailedplace__design__instance__area": 266777, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 266777, - "detailedplace__design__instance__count": 17633, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 17633, - "detailedplace__design__instance__displacement__max": 42.736, - "detailedplace__design__instance__displacement__mean": 4.418, - "detailedplace__design__instance__displacement__total": 77907.6, - "detailedplace__design__instance__utilization": 0.775634, - "detailedplace__design__instance__utilization__stdcell": 0.775634, - "detailedplace__design__io": 266, - "detailedplace__design__nets": 17793, - "detailedplace__design__rows": 155, - "detailedplace__design__rows__CoreSite": 155, - "detailedplace__design__sites": 189565, - "detailedplace__design__sites__CoreSite": 189565, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 75295400.0, - "detailedplace__dpl__hpwl__delta__percent": 13, - "detailedplace__elapsed_seconds": 10.72, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 226728.0, - "detailedplace__power__internal__total": 0.0154927, - "detailedplace__power__leakage__total": 3.12806e-06, - "detailedplace__power__switching__total": 0.00752379, - "detailedplace__power__total": 0.0230196, - "detailedplace__route__wirelength__estimated": 643647, - "detailedplace__runtime__total": "0:10.72", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.538108, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 8, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.561, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 155012000.0, - "detailedplace__timing__fmax__clock__core_clock": 134918000.0, - "detailedplace__timing__fmax__clock__vclk_core_clock": 155012000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.154537, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.588115, - "detailedplace__utilizatin__before__dpl": 77.5634, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 12, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00010411, - "detailedroute__global_route__fastroute__finalization_s": 0.00899407, - "detailedroute__global_route__fastroute__initial_rsmt_s": 8.236e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00157929, - "detailedroute__global_route__fastroute__new_route_l_s": 2.925e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 0.00138458, - "detailedroute__global_route__fastroute__route_l_s": 0.00012207, - "detailedroute__global_route__fastroute__route_z_s": 9.06e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.5329e-05, - "detailedroute__global_route__vias": 197, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 568, - "detailedroute__route__drc_errors__iter__1": 131, - "detailedroute__route__drc_errors__iter__10": 4, - "detailedroute__route__drc_errors__iter__11": 4, - "detailedroute__route__drc_errors__iter__15": 4, - "detailedroute__route__drc_errors__iter__16": 4, - "detailedroute__route__drc_errors__iter__17": 4, - "detailedroute__route__drc_errors__iter__18": 4, - "detailedroute__route__drc_errors__iter__19": 4, - "detailedroute__route__drc_errors__iter__2": 129, - "detailedroute__route__drc_errors__iter__20": 4, - "detailedroute__route__drc_errors__iter__21": 4, - "detailedroute__route__drc_errors__iter__23": 4, - "detailedroute__route__drc_errors__iter__24": 4, - "detailedroute__route__drc_errors__iter__25": 4, - "detailedroute__route__drc_errors__iter__26": 4, - "detailedroute__route__drc_errors__iter__27": 4, - "detailedroute__route__drc_errors__iter__3": 29, - "detailedroute__route__drc_errors__iter__30": 4, - "detailedroute__route__drc_errors__iter__31": 4, - "detailedroute__route__drc_errors__iter__32": 4, - "detailedroute__route__drc_errors__iter__33": 4, - "detailedroute__route__drc_errors__iter__34": 4, - "detailedroute__route__drc_errors__iter__35": 4, - "detailedroute__route__drc_errors__iter__37": 4, - "detailedroute__route__drc_errors__iter__38": 4, - "detailedroute__route__drc_errors__iter__39": 4, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__drc_errors__iter__40": 4, - "detailedroute__route__drc_errors__iter__41": 4, - "detailedroute__route__drc_errors__iter__42": 4, - "detailedroute__route__drc_errors__iter__43": 0, - "detailedroute__route__drc_errors__iter__5": 18, - "detailedroute__route__drc_errors__iter__6": 18, - "detailedroute__route__drc_errors__iter__7": 4, - "detailedroute__route__drc_errors__iter__8": 4, - "detailedroute__route__drc_errors__iter__9": 4, - "detailedroute__route__net": 18170, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 150294, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 150294, - "detailedroute__route__wirelength": 884871, - "detailedroute__route__wirelength__iter__0": 885023, - "detailedroute__route__wirelength__iter__1": 884920, - "detailedroute__route__wirelength__iter__10": 884633, - "detailedroute__route__wirelength__iter__11": 884643, - "detailedroute__route__wirelength__iter__15": 884643, - "detailedroute__route__wirelength__iter__16": 884640, - "detailedroute__route__wirelength__iter__17": 884640, - "detailedroute__route__wirelength__iter__18": 884640, - "detailedroute__route__wirelength__iter__19": 884640, - "detailedroute__route__wirelength__iter__2": 884908, - "detailedroute__route__wirelength__iter__20": 884640, - "detailedroute__route__wirelength__iter__21": 884637, - "detailedroute__route__wirelength__iter__23": 884637, - "detailedroute__route__wirelength__iter__24": 884637, - "detailedroute__route__wirelength__iter__25": 884637, - "detailedroute__route__wirelength__iter__26": 884637, - "detailedroute__route__wirelength__iter__27": 884638, - "detailedroute__route__wirelength__iter__3": 884869, - "detailedroute__route__wirelength__iter__30": 884638, - "detailedroute__route__wirelength__iter__31": 884638, - "detailedroute__route__wirelength__iter__32": 884638, - "detailedroute__route__wirelength__iter__33": 884638, - "detailedroute__route__wirelength__iter__34": 884638, - "detailedroute__route__wirelength__iter__35": 884638, - "detailedroute__route__wirelength__iter__37": 884638, - "detailedroute__route__wirelength__iter__38": 884638, - "detailedroute__route__wirelength__iter__39": 884638, - "detailedroute__route__wirelength__iter__4": 884871, - "detailedroute__route__wirelength__iter__40": 884638, - "detailedroute__route__wirelength__iter__41": 884638, - "detailedroute__route__wirelength__iter__42": 884638, - "detailedroute__route__wirelength__iter__43": 884691, - "detailedroute__route__wirelength__iter__5": 884623, - "detailedroute__route__wirelength__iter__6": 884623, - "detailedroute__route__wirelength__iter__7": 884631, - "detailedroute__route__wirelength__iter__8": 884631, - "detailedroute__route__wirelength__iter__9": 884633, - "detailedroute__utilizatin__before__dpl": 82.7605, - "finish__clock__skew__hold": 0.0736981, - "finish__clock__skew__setup": 0.0742394, - "finish__cpu__total": 44.75, - "finish__design__core__area": 343947, - "finish__design__die__area": 387780, - "finish__design__instance__area": 284652, - "finish__design__instance__area__class__antenna_cell": 92.5344, - "finish__design__instance__area__class__clock_buffer": 17735.8, - "finish__design__instance__area__class__clock_inverter": 16.3296, - "finish__design__instance__area__class__fill_cell": 59294.6, - "finish__design__instance__area__class__inverter": 2278.89, - "finish__design__instance__area__class__multi_input_combinational_cell": 149138, - "finish__design__instance__area__class__sequential_cell": 94976.6, - "finish__design__instance__area__class__timing_repair_buffer": 20413.8, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 284652, - "finish__design__instance__count": 29036, - "finish__design__instance__count__class__antenna_cell": 17, - "finish__design__instance__count__class__clock_buffer": 391, - "finish__design__instance__count__class__clock_inverter": 3, - "finish__design__instance__count__class__fill_cell": 10990, - "finish__design__instance__count__class__inverter": 418, - "finish__design__instance__count__class__multi_input_combinational_cell": 12644, - "finish__design__instance__count__class__sequential_cell": 1939, - "finish__design__instance__count__class__timing_repair_buffer": 2634, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 18046, - "finish__design__instance__utilization": 0.827605, - "finish__design__instance__utilization__stdcell": 0.827605, - "finish__design__io": 266, - "finish__design__nets": 18172, - "finish__design__rows": 155, - "finish__design__rows__CoreSite": 155, - "finish__design__sites": 189565, - "finish__design__sites__CoreSite": 189565, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.1994, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000555306, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00911884, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00946965, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.19088, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00946965, - "finish__elapsed_seconds": 22.41, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 599612.0, - "finish__power__internal__total": 0.0312701, - "finish__power__leakage__total": 6.10929e-06, - "finish__power__switching__total": 0.0190723, - "finish__power__total": 0.0503486, - "finish__runtime__total": "0:22.41", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.501246, - "finish__timing__drv__max_fanout": 1, - "finish__timing__drv__max_fanout_limit": 8, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.511752, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 148597000.0, - "finish__timing__fmax__clock__core_clock": 127215000.0, - "finish__timing__fmax__clock__vclk_core_clock": 148597000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.278486, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 0.139308, - "finish__timing__wns_percent_delay": 1.627489, - "finish_merge__cpu__total": 2.26, - "finish_merge__elapsed_seconds": 2.52, - "finish_merge__mem__peak": 514344.0, - "finish_merge__runtime__total": "0:02.52", - "floorplan__cpu__total": 132.22, - "floorplan__design__core__area": 343947, - "floorplan__design__die__area": 387780, - "floorplan__design__instance__area": 246437, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 246437, - "floorplan__design__instance__count": 15007, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 15007, - "floorplan__design__instance__count__swapped_arithmetic_operator": 2, - "floorplan__design__instance__utilization": 0.716498, - "floorplan__design__instance__utilization__stdcell": 0.716498, - "floorplan__design__io": 264, - "floorplan__design__nets": 15165, - "floorplan__design__rows": 155, - "floorplan__design__rows__CoreSite": 155, - "floorplan__design__sites": 189565, - "floorplan__design__sites__CoreSite": 189565, - "floorplan__elapsed_seconds": 64.38, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 194048.0, - "floorplan__power__internal__total": 0.0159995, - "floorplan__power__leakage__total": 2.79522e-06, - "floorplan__power__switching__total": 0.00343007, - "floorplan__power__total": 0.0194324, - "floorplan__runtime__total": "1:04.38", - "floorplan__timing__fmax": 176744000.0, - "floorplan__timing__fmax__clock__core_clock": 69031000.0, - "floorplan__timing__fmax__clock__vclk_core_clock": 176744000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.152518, - "floorplan__timing__setup__tns": -1913.78, - "floorplan__timing__setup__ws": -6.48625, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 112.77, - "globalplace__design__core__area": 343947, - "globalplace__design__die__area": 387780, - "globalplace__design__instance__area": 266769, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 266769, - "globalplace__design__instance__count": 17632, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 17632, - "globalplace__design__instance__utilization": 0.775613, - "globalplace__design__instance__utilization__stdcell": 0.775613, - "globalplace__design__io": 266, - "globalplace__design__nets": 17792, - "globalplace__design__rows": 155, - "globalplace__design__rows__CoreSite": 155, - "globalplace__design__sites": 189565, - "globalplace__design__sites__CoreSite": 189565, - "globalplace__elapsed_seconds": 22.99, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 381792.0, - "globalplace__power__internal__total": 0.0154905, - "globalplace__power__leakage__total": 3.12794e-06, - "globalplace__power__switching__total": 0.00732771, - "globalplace__power__total": 0.0228214, - "globalplace__runtime__total": "0:22.99", - "globalplace__timing__fmax": 155650000.0, - "globalplace__timing__fmax__clock__core_clock": 136307000.0, - "globalplace__timing__fmax__clock__vclk_core_clock": 155650000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.153716, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0.663634, - "globalplace_io__cpu__total": 0.25, - "globalplace_io__elapsed_seconds": 0.29, - "globalplace_io__mem__peak": 136888.0, - "globalplace_io__runtime__total": "0:00.29", - "globalplace_skip_io__cpu__total": 58.79, - "globalplace_skip_io__elapsed_seconds": 2.3, - "globalplace_skip_io__mem__peak": 158996.0, - "globalplace_skip_io__runtime__total": "0:02.30", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 5, - "globalroute__clock__skew__hold": 0.018384, - "globalroute__clock__skew__setup": 0.0178205, - "globalroute__cpu__total": 439.58, - "globalroute__design__core__area": 343947, - "globalroute__design__die__area": 387780, - "globalroute__design__instance__area": 284587, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 284587, - "globalroute__design__instance__count": 18034, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 2, - "globalroute__design__instance__count__stdcell": 18034, - "globalroute__design__instance__displacement__max": 7.14, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 25.68, - "globalroute__design__instance__utilization": 0.827415, - "globalroute__design__instance__utilization__stdcell": 0.827415, - "globalroute__design__io": 266, - "globalroute__design__nets": 18172, - "globalroute__design__rows": 155, - "globalroute__design__rows__CoreSite": 155, - "globalroute__design__sites": 189565, - "globalroute__design__sites__CoreSite": 189565, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 15967, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 29.27, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 48, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0104": 35, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0021904, - "globalroute__global_route__fastroute__finalization_s": 0.0794311, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00116127, - "globalroute__global_route__fastroute__monotonic_s": 0.0047769, - "globalroute__global_route__fastroute__new_route_l_s": 0.0005702, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.8e-07, - "globalroute__global_route__fastroute__route_l_s": 0.00101008, - "globalroute__global_route__fastroute__route_z_s": 8.507e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.000694609, - "globalroute__global_route__vias": 4678, - "globalroute__global_route__wirelength": 1212278, - "globalroute__mem__peak": 585504.0, - "globalroute__power__internal__total": 0.0312798, - "globalroute__power__leakage__total": 3.67097e-06, - "globalroute__power__switching__total": 0.0200497, - "globalroute__power__total": 0.0513332, - "globalroute__route__net": 18168, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 769670, - "globalroute__runtime__total": "0:29.27", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.516597, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 8, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.536925, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 145918000.0, - "globalroute__timing__fmax__clock__core_clock": 126620000.0, - "globalroute__timing__fmax__clock__vclk_core_clock": 145918000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.287041, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0.102377, - "globalroute__utilizatin__before__dpl": 82.7415, - "placeopt__cpu__total": 17.09, - "placeopt__design__core__area": 343947, - "placeopt__design__die__area": 387780, - "placeopt__design__instance__area": 266777, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 266777, - "placeopt__design__instance__count": 17633, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 17633, - "placeopt__design__instance__utilization": 0.775634, - "placeopt__design__instance__utilization__stdcell": 0.775634, - "placeopt__design__io": 266, - "placeopt__design__nets": 17793, - "placeopt__design__rows": 155, - "placeopt__design__rows__CoreSite": 155, - "placeopt__design__sites": 189565, - "placeopt__design__sites__CoreSite": 189565, - "placeopt__elapsed_seconds": 10.04, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 208496.0, - "placeopt__power__internal__total": 0.0154905, - "placeopt__power__leakage__total": 3.12806e-06, - "placeopt__power__switching__total": 0.00732771, - "placeopt__power__total": 0.0228214, - "placeopt__runtime__total": "0:10.04", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.537529, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 8, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.557492, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 155650000.0, - "placeopt__timing__fmax__clock__core_clock": 136307000.0, - "placeopt__timing__fmax__clock__vclk_core_clock": 155650000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.153716, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0.663634, - "run__flow__design": "ibex", - "run__flow__generate_date": "2026-06-17 08:24", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "ihp-sg13g2", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1uA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "a384bd5c-d9e7-4c2b-bc04-7286e9d3cc0c", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "baa8886b2d156c1dff12efae38c38956730bb00a", - "synth__cpu__total": 48.6, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 241792, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 241792, - "synth__design__instance__count": 14531, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 14531, - "synth__design__io": 264, - "synth__design__nets": 14689, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 48.53, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 97088.0, - "synth__netlist__hash": "c7cf43cf1bf4c698e7c304853e39fc9cb4f2e3c4", - "synth__runtime__total": "0:48.53", - "total_elapsed_seconds": 225.46, - "total_time": "0:03:45.460000" -} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/ibex/rules-base.json b/flow/designs/ihp-sg13g2/ibex/rules-base.json index 76c6040979..446f196ff2 100644 --- a/flow/designs/ihp-sg13g2/ibex/rules-base.json +++ b/flow/designs/ihp-sg13g2/ibex/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 299930, + "value": 306794, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 20256, + "value": 20278, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 931, + "value": 1763, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 931, + "value": 1763, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.406, + "value": -0.4, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -1.61, + "value": -1.6, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 900000, + "value": 1017602, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 314511, + "value": 327350, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json b/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json deleted file mode 100644 index e3e86de18e..0000000000 --- a/flow/designs/ihp-sg13g2/jpeg/metadata-base-ok.json +++ /dev/null @@ -1,505 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 8.0000", - "vclk_clk: 8.0000" - ], - "cts__clock__skew__hold": 0.295752, - "cts__clock__skew__setup": 0.295752, - "cts__cpu__total": 55.1, - "cts__design__core__area": 2875050.0, - "cts__design__die__area": 3003620.0, - "cts__design__instance__area": 926859, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 926859, - "cts__design__instance__count": 76802, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 76802, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.32238, - "cts__design__instance__utilization__stdcell": 0.32238, - "cts__design__io": 49, - "cts__design__nets": 76768, - "cts__design__rows": 448, - "cts__design__rows__CoreSite": 448, - "cts__design__sites": 1584576, - "cts__design__sites__CoreSite": 1584576, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 30.44, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__STA-0101": 2, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 657524.0, - "cts__power__internal__total": 0.095564, - "cts__power__leakage__total": 1.19265e-05, - "cts__power__switching__total": 0.0816806, - "cts__power__total": 0.177257, - "cts__route__wirelength__estimated": 2615370.0, - "cts__runtime__total": "0:30.44", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.131578, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 8, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.172299, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 140102000.0, - "cts__timing__fmax__clock__clk": 140102000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.152006, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.862358, - "cts__utilizatin__before__dpl": 32.238, - "design__io__hpwl": 15343563, - "design__violations": 0, - "detailedplace__cpu__total": 52.92, - "detailedplace__design__core__area": 2875050.0, - "detailedplace__design__die__area": 3003620.0, - "detailedplace__design__instance__area": 890498, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 890498, - "detailedplace__design__instance__count": 75988, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 75988, - "detailedplace__design__instance__displacement__max": 7.847, - "detailedplace__design__instance__displacement__mean": 2.053, - "detailedplace__design__instance__displacement__total": 156004, - "detailedplace__design__instance__utilization": 0.309733, - "detailedplace__design__instance__utilization__stdcell": 0.309733, - "detailedplace__design__io": 49, - "detailedplace__design__nets": 76010, - "detailedplace__design__rows": 448, - "detailedplace__design__rows__CoreSite": 448, - "detailedplace__design__sites": 1584576, - "detailedplace__design__sites__CoreSite": 1584576, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 115165000.0, - "detailedplace__dpl__hpwl__delta__percent": 5, - "detailedplace__elapsed_seconds": 38.27, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 630984.0, - "detailedplace__power__internal__total": 0.0812418, - "detailedplace__power__leakage__total": 1.08179e-05, - "detailedplace__power__switching__total": 0.072371, - "detailedplace__power__total": 0.153624, - "detailedplace__route__wirelength__estimated": 2588040.0, - "detailedplace__runtime__total": "0:38.27", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.132166, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 8, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.173964, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 141809000.0, - "detailedplace__timing__fmax__clock__clk": 141809000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.205426, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.948275, - "detailedplace__utilizatin__before__dpl": 30.9733, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 116, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 11, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00022618, - "detailedroute__global_route__fastroute__finalization_s": 0.0068589, - "detailedroute__global_route__fastroute__initial_rsmt_s": 6.04e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00196055, - "detailedroute__global_route__fastroute__new_route_l_s": 3.305e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 1.205e-05, - "detailedroute__global_route__fastroute__route_l_s": 0.0001001, - "detailedroute__global_route__fastroute__route_z_s": 1.336e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.445e-05, - "detailedroute__global_route__vias": 119, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 247, - "detailedroute__route__drc_errors__iter__1": 47, - "detailedroute__route__drc_errors__iter__2": 34, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 76766, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 508752, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 508752, - "detailedroute__route__wirelength": 3006117, - "detailedroute__route__wirelength__iter__0": 3006235, - "detailedroute__route__wirelength__iter__1": 3006165, - "detailedroute__route__wirelength__iter__2": 3006156, - "detailedroute__route__wirelength__iter__3": 3006117, - "detailedroute__route__wirelength__iter__4": 3006171, - "detailedroute__route__wirelength__iter__5": 3006147, - "detailedroute__utilizatin__before__dpl": 32.2686, - "finish__clock__skew__hold": 0.140734, - "finish__clock__skew__setup": 0.140734, - "finish__cpu__total": 188.81, - "finish__design__core__area": 2875050.0, - "finish__design__die__area": 3003620.0, - "finish__design__instance__area": 927741, - "finish__design__instance__area__class__antenna_cell": 881.798, - "finish__design__instance__area__class__clock_buffer": 36266.2, - "finish__design__instance__area__class__clock_inverter": 94.3488, - "finish__design__instance__area__class__fill_cell": 1947310.0, - "finish__design__instance__area__class__inverter": 17126.1, - "finish__design__instance__area__class__multi_input_combinational_cell": 614563, - "finish__design__instance__area__class__sequential_cell": 214767, - "finish__design__instance__area__class__timing_repair_buffer": 44042.7, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 927741, - "finish__design__instance__count": 271457, - "finish__design__instance__count__class__antenna_cell": 162, - "finish__design__instance__count__class__clock_buffer": 800, - "finish__design__instance__count__class__clock_inverter": 14, - "finish__design__instance__count__class__fill_cell": 194493, - "finish__design__instance__count__class__inverter": 2981, - "finish__design__instance__count__class__multi_input_combinational_cell": 62648, - "finish__design__instance__count__class__sequential_cell": 4384, - "finish__design__instance__count__class__timing_repair_buffer": 5975, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 76964, - "finish__design__instance__utilization": 0.322686, - "finish__design__instance__utilization__stdcell": 0.322686, - "finish__design__io": 49, - "finish__design__nets": 76768, - "finish__design__rows": 448, - "finish__design__rows__CoreSite": 448, - "finish__design__sites": 1584576, - "finish__design__sites__CoreSite": 1584576, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19963, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000331095, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0201873, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00526092, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.17981, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00526092, - "finish__elapsed_seconds": 168.88, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 3216736.0, - "finish__power__internal__total": 0.0955354, - "finish__power__leakage__total": 0.000125148, - "finish__power__switching__total": 0.0788093, - "finish__power__total": 0.17447, - "finish__runtime__total": "2:48.88", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.163267, - "finish__timing__drv__max_fanout": 22, - "finish__timing__drv__max_fanout_limit": 8, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.275834, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 143436000.0, - "finish__timing__fmax__clock__clk": 143436000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.206447, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 1.02827, - "finish__timing__wns_percent_delay": 13.465769, - "finish_merge__cpu__total": 5.8, - "finish_merge__elapsed_seconds": 6.27, - "finish_merge__mem__peak": 826436.0, - "finish_merge__runtime__total": "0:06.27", - "floorplan__cpu__total": 21.88, - "floorplan__design__core__area": 2875050.0, - "floorplan__design__die__area": 3003620.0, - "floorplan__design__instance__area": 846450, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 846450, - "floorplan__design__instance__count": 70013, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 70013, - "floorplan__design__instance__utilization": 0.294412, - "floorplan__design__instance__utilization__stdcell": 0.294412, - "floorplan__design__io": 47, - "floorplan__design__nets": 70033, - "floorplan__design__rows": 448, - "floorplan__design__rows__CoreSite": 448, - "floorplan__design__sites": 1584576, - "floorplan__design__sites__CoreSite": 1584576, - "floorplan__elapsed_seconds": 14.31, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 1, - "floorplan__mem__peak": 564600.0, - "floorplan__power__internal__total": 0.0922484, - "floorplan__power__leakage__total": 1.01335e-05, - "floorplan__power__switching__total": 0.0390884, - "floorplan__power__total": 0.131347, - "floorplan__runtime__total": "0:14.31", - "floorplan__timing__fmax": 17363500.0, - "floorplan__timing__fmax__clock__clk": 17363500.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.192757, - "floorplan__timing__setup__tns": -58365.2, - "floorplan__timing__setup__ws": -49.5919, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 465.98, - "globalplace__design__core__area": 2875050.0, - "globalplace__design__die__area": 3003620.0, - "globalplace__design__instance__area": 890357, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 890357, - "globalplace__design__instance__count": 75982, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 75982, - "globalplace__design__instance__utilization": 0.309683, - "globalplace__design__instance__utilization__stdcell": 0.309683, - "globalplace__design__io": 49, - "globalplace__design__nets": 76004, - "globalplace__design__rows": 448, - "globalplace__design__rows__CoreSite": 448, - "globalplace__design__sites": 1584576, - "globalplace__design__sites__CoreSite": 1584576, - "globalplace__elapsed_seconds": 89.75, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 1043596.0, - "globalplace__power__internal__total": 0.0812405, - "globalplace__power__leakage__total": 1.08139e-05, - "globalplace__power__switching__total": 0.0724906, - "globalplace__power__total": 0.153742, - "globalplace__runtime__total": "1:29.75", - "globalplace__timing__fmax": 142060000.0, - "globalplace__timing__fmax__clock__clk": 142060000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.205423, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0.960713, - "globalplace_io__cpu__total": 0.47, - "globalplace_io__elapsed_seconds": 0.65, - "globalplace_io__mem__peak": 263672.0, - "globalplace_io__runtime__total": "0:00.65", - "globalplace_skip_io__cpu__total": 235.52, - "globalplace_skip_io__elapsed_seconds": 14.61, - "globalplace_skip_io__mem__peak": 378064.0, - "globalplace_skip_io__runtime__total": "0:14.61", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 46, - "globalroute__clock__skew__hold": 0.0650899, - "globalroute__clock__skew__setup": 0.0650899, - "globalroute__cpu__total": 1039.25, - "globalroute__design__core__area": 2875050.0, - "globalroute__design__die__area": 3003620.0, - "globalroute__design__instance__area": 927109, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 927109, - "globalroute__design__instance__count": 76848, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 76848, - "globalroute__design__instance__displacement__max": 0, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.322467, - "globalroute__design__instance__utilization__stdcell": 0.322467, - "globalroute__design__io": 49, - "globalroute__design__nets": 76768, - "globalroute__design__rows": 448, - "globalroute__design__rows__CoreSite": 448, - "globalroute__design__sites": 1584576, - "globalroute__design__sites__CoreSite": 1584576, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 78.58, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 12, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 3, - "globalroute__global_route__fastroute__congestion_rsmt_s": 7.176e-05, - "globalroute__global_route__fastroute__finalization_s": 0.0122149, - "globalroute__global_route__fastroute__initial_rsmt_s": 5.372e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00707302, - "globalroute__global_route__fastroute__new_route_l_s": 3.164e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 5.6e-07, - "globalroute__global_route__fastroute__route_l_s": 8.131e-05, - "globalroute__global_route__fastroute__route_z_s": 6.09e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 5.031e-05, - "globalroute__global_route__vias": 47, - "globalroute__global_route__wirelength": 4114656, - "globalroute__mem__peak": 1502220.0, - "globalroute__power__internal__total": 0.0956855, - "globalroute__power__leakage__total": 1.19267e-05, - "globalroute__power__switching__total": 0.0945586, - "globalroute__power__total": 0.190256, - "globalroute__route__net": 76766, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 2615370.0, - "globalroute__runtime__total": "1:18.58", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.103507, - "globalroute__timing__drv__max_fanout": 5, - "globalroute__timing__drv__max_fanout_limit": 8, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.127902, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 135699000.0, - "globalroute__timing__fmax__clock__clk": 135699000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.218536, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0.63076, - "globalroute__utilizatin__before__dpl": 32.2467, - "placeopt__cpu__total": 41.5, - "placeopt__design__core__area": 2875050.0, - "placeopt__design__die__area": 3003620.0, - "placeopt__design__instance__area": 890498, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 890498, - "placeopt__design__instance__count": 75988, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 75988, - "placeopt__design__instance__utilization": 0.309733, - "placeopt__design__instance__utilization__stdcell": 0.309733, - "placeopt__design__io": 49, - "placeopt__design__nets": 76010, - "placeopt__design__rows": 448, - "placeopt__design__rows__CoreSite": 448, - "placeopt__design__sites": 1584576, - "placeopt__design__sites__CoreSite": 1584576, - "placeopt__elapsed_seconds": 26.64, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 497560.0, - "placeopt__power__internal__total": 0.0812458, - "placeopt__power__leakage__total": 1.08179e-05, - "placeopt__power__switching__total": 0.0724919, - "placeopt__power__total": 0.153749, - "placeopt__runtime__total": "0:26.64", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.137506, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 8, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.229786, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 142060000.0, - "placeopt__timing__fmax__clock__clk": 142060000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.205423, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0.960713, - "run__flow__design": "jpeg", - "run__flow__generate_date": "2026-06-17 08:12", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "ihp-sg13g2", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1uA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "d29d477f-39b2-461d-b6f9-e44781f8eae8", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "d3f3846909d24de41ed7f1dfcefe047a6e1ed607", - "synth__cpu__total": 110.91, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 1441760.0, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 1441760.0, - "synth__design__instance__count": 135799, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 135799, - "synth__design__io": 47, - "synth__design__nets": 135819, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 106.05, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 513592.0, - "synth__netlist__hash": "11e38d8a9ded5dc5aa8465f4a0920d256ce76287", - "synth__runtime__total": "1:46.05", - "total_elapsed_seconds": 574.45, - "total_time": "0:09:34.450000" -} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/jpeg/rules-base.json b/flow/designs/ihp-sg13g2/jpeg/rules-base.json index cdfc3eee57..d3719d838a 100644 --- a/flow/designs/ihp-sg13g2/jpeg/rules-base.json +++ b/flow/designs/ihp-sg13g2/jpeg/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 1499147.11, + "value": 1660000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 1005532, + "value": 1024073, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 86398, + "value": 87386, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,15 +30,15 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 2903, + "value": 7599, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 2903, + "value": 7599, "compare": "<=" }, "cts__timing__setup__ws": { - "value": 0.0, + "value": -0.4, "compare": ">=" }, "cts__timing__setup__tns": { @@ -58,7 +58,7 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.0182, + "value": -0.4, "compare": ">=" }, "globalroute__timing__setup__tns": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 3140459, + "value": 3457035, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -86,7 +86,7 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 140, + "value": 116, "compare": "<=" }, "finish__timing__setup__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 1041769, + "value": 1066902, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json b/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json deleted file mode 100644 index 2fc9d23d3a..0000000000 --- a/flow/designs/ihp-sg13g2/riscv32i/metadata-base-ok.json +++ /dev/null @@ -1,514 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 6.0000", - "vclk_clk: 6.0000" - ], - "cts__clock__skew__hold": 0.0390559, - "cts__clock__skew__setup": 0.0390559, - "cts__cpu__total": 7.96, - "cts__design__core__area": 344790, - "cts__design__die__area": 389282, - "cts__design__instance__area": 146255, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 146255, - "cts__design__instance__count": 9496, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 9496, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.424186, - "cts__design__instance__utilization__stdcell": 0.424186, - "cts__design__io": 167, - "cts__design__nets": 9560, - "cts__design__rows": 155, - "cts__design__rows__CoreSite": 155, - "cts__design__sites": 190030, - "cts__design__sites__CoreSite": 190030, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 3.4, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 3, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__STA-0101": 2, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 195784.0, - "cts__power__internal__total": 0.0163734, - "cts__power__leakage__total": 1.81523e-06, - "cts__power__switching__total": 0.00486206, - "cts__power__total": 0.0212373, - "cts__route__wirelength__estimated": 337358, - "cts__runtime__total": "0:03.40", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.416686, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 8, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.481931, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 199285000.0, - "cts__timing__fmax__clock__clk": 199285000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.219878, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.982069, - "cts__utilizatin__before__dpl": 42.4186, - "design__io__hpwl": 47531231, - "design__violations": 0, - "detailedplace__cpu__total": 4.23, - "detailedplace__design__core__area": 344790, - "detailedplace__design__die__area": 389282, - "detailedplace__design__instance__area": 137229, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 137229, - "detailedplace__design__instance__count": 9297, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 9297, - "detailedplace__design__instance__displacement__max": 9.729, - "detailedplace__design__instance__displacement__mean": 2.656, - "detailedplace__design__instance__displacement__total": 24699.3, - "detailedplace__design__instance__utilization": 0.398006, - "detailedplace__design__instance__utilization__stdcell": 0.398006, - "detailedplace__design__io": 167, - "detailedplace__design__nets": 9365, - "detailedplace__design__rows": 155, - "detailedplace__design__rows__CoreSite": 155, - "detailedplace__design__sites": 190030, - "detailedplace__design__sites__CoreSite": 190030, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 19812100.0, - "detailedplace__dpl__hpwl__delta__percent": 6, - "detailedplace__elapsed_seconds": 3.15, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 175260.0, - "detailedplace__power__internal__total": 0.0116193, - "detailedplace__power__leakage__total": 1.53953e-06, - "detailedplace__power__switching__total": 0.00241773, - "detailedplace__power__total": 0.0140386, - "detailedplace__route__wirelength__estimated": 326183, - "detailedplace__runtime__total": "0:03.15", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.419397, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 8, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.4861, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 199810000.0, - "detailedplace__timing__fmax__clock__clk": 199810000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.213798, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.995246, - "detailedplace__utilizatin__before__dpl": 39.8006, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 1, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 7.661e-06, - "detailedroute__global_route__fastroute__finalization_s": 3.7636e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 2.6329e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.000807935, - "detailedroute__global_route__fastroute__new_route_l_s": 1.182e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.11e-07, - "detailedroute__global_route__fastroute__route_l_s": 1.1528e-05, - "detailedroute__global_route__fastroute__route_z_s": 4.567e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.185e-06, - "detailedroute__global_route__vias": 6, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 99, - "detailedroute__route__drc_errors__iter__1": 13, - "detailedroute__route__drc_errors__iter__2": 9, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 9558, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 65370, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 65370, - "detailedroute__route__wirelength": 396816, - "detailedroute__route__wirelength__iter__0": 396832, - "detailedroute__route__wirelength__iter__1": 396829, - "detailedroute__route__wirelength__iter__2": 396821, - "detailedroute__route__wirelength__iter__3": 396816, - "detailedroute__route__wirelength__iter__4": 396815, - "detailedroute__utilizatin__before__dpl": 42.4217, - "finish__clock__skew__hold": 0.0346575, - "finish__clock__skew__setup": 0.0346575, - "finish__cpu__total": 17.0, - "finish__design__core__area": 344790, - "finish__design__die__area": 389282, - "finish__design__instance__area": 146266, - "finish__design__instance__area__class__antenna_cell": 10.8864, - "finish__design__instance__area__class__clock_buffer": 9026.64, - "finish__design__instance__area__class__fill_cell": 198524, - "finish__design__instance__area__class__inverter": 1039.65, - "finish__design__instance__area__class__multi_input_combinational_cell": 76057.8, - "finish__design__instance__area__class__sequential_cell": 51732.2, - "finish__design__instance__area__class__timing_repair_buffer": 8398.86, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 146266, - "finish__design__instance__count": 30226, - "finish__design__instance__count__class__antenna_cell": 2, - "finish__design__instance__count__class__clock_buffer": 199, - "finish__design__instance__count__class__fill_cell": 20728, - "finish__design__instance__count__class__inverter": 191, - "finish__design__instance__count__class__multi_input_combinational_cell": 6895, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__timing_repair_buffer": 1155, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 9498, - "finish__design__instance__utilization": 0.424217, - "finish__design__instance__utilization__stdcell": 0.424217, - "finish__design__io": 167, - "finish__design__nets": 9560, - "finish__design__rows": 155, - "finish__design__rows__CoreSite": 155, - "finish__design__sites": 190030, - "finish__design__sites__CoreSite": 190030, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.19975, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000249161, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00393251, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00432657, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.19607, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00432657, - "finish__elapsed_seconds": 12.11, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 467024.0, - "finish__power__internal__total": 0.016373, - "finish__power__leakage__total": 1.31801e-05, - "finish__power__switching__total": 0.00482094, - "finish__power__total": 0.0212071, - "finish__runtime__total": "0:12.11", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.442483, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 8, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.46908, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 199047000.0, - "finish__timing__fmax__clock__clk": 199047000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.219819, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 0.97606, - "finish__timing__wns_percent_delay": 17.93675, - "finish_merge__cpu__total": 1.41, - "finish_merge__elapsed_seconds": 1.51, - "finish_merge__mem__peak": 490328.0, - "finish_merge__runtime__total": "0:01.51", - "floorplan__cpu__total": 1.55, - "floorplan__design__core__area": 344790, - "floorplan__design__die__area": 389282, - "floorplan__design__instance__area": 128830, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 128830, - "floorplan__design__instance__count": 8142, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 8142, - "floorplan__design__instance__utilization": 0.373646, - "floorplan__design__instance__utilization__stdcell": 0.373646, - "floorplan__design__io": 165, - "floorplan__design__nets": 8208, - "floorplan__design__rows": 155, - "floorplan__design__rows__CoreSite": 155, - "floorplan__design__sites": 190030, - "floorplan__design__sites__CoreSite": 190030, - "floorplan__elapsed_seconds": 1.27, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 160012.0, - "floorplan__power__internal__total": 0.01147, - "floorplan__power__leakage__total": 1.41187e-06, - "floorplan__power__switching__total": 0.0010925, - "floorplan__power__total": 0.0125639, - "floorplan__runtime__total": "0:01.27", - "floorplan__timing__fmax": 177488000.0, - "floorplan__timing__fmax__clock__clk": 177488000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.202201, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 0.365804, - "flow__errors__count": 0, - "flow__warnings__count": 14, - "flow__warnings__count__FIN-0010": 12, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 3, - "globalplace__cpu__total": 41.83, - "globalplace__design__core__area": 344790, - "globalplace__design__die__area": 389282, - "globalplace__design__instance__area": 137229, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 137229, - "globalplace__design__instance__count": 9297, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 9297, - "globalplace__design__instance__utilization": 0.398006, - "globalplace__design__instance__utilization__stdcell": 0.398006, - "globalplace__design__io": 167, - "globalplace__design__nets": 9365, - "globalplace__design__rows": 155, - "globalplace__design__rows__CoreSite": 155, - "globalplace__design__sites": 190030, - "globalplace__design__sites__CoreSite": 190030, - "globalplace__elapsed_seconds": 6.79, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 379028.0, - "globalplace__power__internal__total": 0.0116191, - "globalplace__power__leakage__total": 1.53953e-06, - "globalplace__power__switching__total": 0.00239267, - "globalplace__power__total": 0.0140134, - "globalplace__runtime__total": "0:06.79", - "globalplace__timing__fmax": 200984000.0, - "globalplace__timing__fmax__clock__clk": 200984000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.214684, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 1.02447, - "globalplace_io__cpu__total": 0.13, - "globalplace_io__elapsed_seconds": 0.15, - "globalplace_io__mem__peak": 122804.0, - "globalplace_io__runtime__total": "0:00.15", - "globalplace_skip_io__cpu__total": 25.7, - "globalplace_skip_io__elapsed_seconds": 0.97, - "globalplace_skip_io__mem__peak": 134732.0, - "globalplace_skip_io__runtime__total": "0:00.97", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 1, - "globalroute__clock__skew__hold": 0.0212775, - "globalroute__clock__skew__setup": 0.0212775, - "globalroute__cpu__total": 101.5, - "globalroute__design__core__area": 344790, - "globalroute__design__die__area": 389282, - "globalroute__design__instance__area": 146261, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 146261, - "globalroute__design__instance__count": 9497, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 9497, - "globalroute__design__instance__displacement__max": 0, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 0, - "globalroute__design__instance__utilization": 0.424201, - "globalroute__design__instance__utilization__stdcell": 0.424201, - "globalroute__design__io": 167, - "globalroute__design__nets": 9560, - "globalroute__design__rows": 155, - "globalroute__design__rows__CoreSite": 155, - "globalroute__design__sites": 190030, - "globalroute__design__sites__CoreSite": 190030, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 7.84, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 13, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 8.993e-06, - "globalroute__global_route__fastroute__finalization_s": 0.000774754, - "globalroute__global_route__fastroute__initial_rsmt_s": 1.4732e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00232936, - "globalroute__global_route__fastroute__new_route_l_s": 2.063e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, - "globalroute__global_route__fastroute__route_l_s": 1.0556e-05, - "globalroute__global_route__fastroute__route_z_s": 1.942e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 4.376e-06, - "globalroute__global_route__vias": 7, - "globalroute__global_route__wirelength": 550526, - "globalroute__mem__peak": 395612.0, - "globalroute__power__internal__total": 0.0163832, - "globalroute__power__leakage__total": 1.81523e-06, - "globalroute__power__switching__total": 0.00550993, - "globalroute__power__total": 0.021895, - "globalroute__route__net": 9558, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 337358, - "globalroute__runtime__total": "0:07.84", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.390848, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 8, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.455877, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 183179000.0, - "globalroute__timing__fmax__clock__clk": 183179000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.226921, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0.54086, - "globalroute__utilizatin__before__dpl": 42.4201, - "placeopt__cpu__total": 3.82, - "placeopt__design__core__area": 344790, - "placeopt__design__die__area": 389282, - "placeopt__design__instance__area": 137229, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 137229, - "placeopt__design__instance__count": 9297, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 9297, - "placeopt__design__instance__utilization": 0.398006, - "placeopt__design__instance__utilization__stdcell": 0.398006, - "placeopt__design__io": 167, - "placeopt__design__nets": 9365, - "placeopt__design__rows": 155, - "placeopt__design__rows__CoreSite": 155, - "placeopt__design__sites": 190030, - "placeopt__design__sites__CoreSite": 190030, - "placeopt__elapsed_seconds": 2.73, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 243832.0, - "placeopt__power__internal__total": 0.0116191, - "placeopt__power__leakage__total": 1.53953e-06, - "placeopt__power__switching__total": 0.00239267, - "placeopt__power__total": 0.0140134, - "placeopt__runtime__total": "0:02.73", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.417855, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 8, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.493844, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 200984000.0, - "placeopt__timing__fmax__clock__clk": 200984000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.214684, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 1.02447, - "run__flow__design": "riscv32i", - "run__flow__generate_date": "2026-06-17 07:37", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "ihp-sg13g2", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1uA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1pW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "7b7838a3-2560-4c9d-9747-9e8b8aa1f640", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "4db909030190a23886f847e432968207d8d195ab", - "synth__cpu__total": 11.4, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 121391, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 121391, - "synth__design__instance__count": 7117, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 7117, - "synth__design__io": 165, - "synth__design__nets": 7183, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 11.47, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 62768.0, - "synth__netlist__hash": "82281e3369193e7868c1b129369f0b9dd383bb12", - "synth__runtime__total": "0:11.47", - "total_elapsed_seconds": 51.39, - "total_time": "0:00:51.390000" -} \ No newline at end of file diff --git a/flow/designs/ihp-sg13g2/riscv32i/rules-base.json b/flow/designs/ihp-sg13g2/riscv32i/rules-base.json index bb96b14f20..9ecd0b9b21 100644 --- a/flow/designs/ihp-sg13g2/riscv32i/rules-base.json +++ b/flow/designs/ihp-sg13g2/riscv32i/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 137000.0, + "value": 140000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 155229, + "value": 157813, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 10421, + "value": 10692, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,15 +30,15 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 504, + "value": 930, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 504, + "value": 930, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.0277, + "value": -0.3, "compare": ">=" }, "cts__timing__setup__tns": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.1853, + "value": -0.3, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": 0.0, + "value": -1.2, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 455443, + "value": 456338, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 160778, + "value": 168206, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/aes/metadata-base-ok.json b/flow/designs/nangate45/aes/metadata-base-ok.json deleted file mode 100644 index 55a541d9a4..0000000000 --- a/flow/designs/nangate45/aes/metadata-base-ok.json +++ /dev/null @@ -1,485 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 0.8200", - "vclk_clk: 0.8200" - ], - "cts__clock__skew__hold": 0.0151749, - "cts__clock__skew__setup": 0.0151749, - "cts__cpu__total": 15.14, - "cts__design__core__area": 52785, - "cts__design__die__area": 62612.4, - "cts__design__instance__area": 18795, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 18795, - "cts__design__instance__count": 14784, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 5, - "cts__design__instance__count__stdcell": 14784, - "cts__design__instance__displacement__max": 2.28, - "cts__design__instance__displacement__mean": 0.0005, - "cts__design__instance__displacement__total": 14.045, - "cts__design__instance__utilization": 0.356067, - "cts__design__instance__utilization__stdcell": 0.356067, - "cts__design__io": 390, - "cts__design__nets": 15113, - "cts__design__rows": 164, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "cts__design__sites": 198440, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 19909, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 8.05, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 230520.0, - "cts__power__internal__total": 0.202686, - "cts__power__leakage__total": 0.000468996, - "cts__power__switching__total": 0.221482, - "cts__power__total": 0.424637, - "cts__route__wirelength__estimated": 182794, - "cts__runtime__total": "0:08.05", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.195113, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.449292, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 1219680000.0, - "cts__timing__fmax__clock__clk": 1219680000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.105179, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.000111355, - "cts__utilizatin__before__dpl": 35.6067, - "design__violations": 0, - "detailedplace__cpu__total": 12.75, - "detailedplace__design__core__area": 52785, - "detailedplace__design__die__area": 62612.4, - "detailedplace__design__instance__area": 18572.1, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 18572.1, - "detailedplace__design__instance__count": 14585, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 14585, - "detailedplace__design__instance__displacement__max": 2.6375, - "detailedplace__design__instance__displacement__mean": 0.6145, - "detailedplace__design__instance__displacement__total": 8969.47, - "detailedplace__design__instance__utilization": 0.351844, - "detailedplace__design__instance__utilization__stdcell": 0.351844, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 15001, - "detailedplace__design__rows": 164, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "detailedplace__design__sites": 198440, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 8518500.0, - "detailedplace__dpl__hpwl__delta__percent": 2, - "detailedplace__elapsed_seconds": 9.23, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 212384.0, - "detailedplace__power__internal__total": 0.200757, - "detailedplace__power__leakage__total": 0.000463114, - "detailedplace__power__switching__total": 0.218611, - "detailedplace__power__total": 0.419831, - "detailedplace__route__wirelength__estimated": 191957, - "detailedplace__runtime__total": "0:09.23", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.193634, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.438376, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 1219600000.0, - "detailedplace__timing__fmax__clock__clk": 1219600000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.102556, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 5.75096e-05, - "detailedplace__utilizatin__before__dpl": 35.1844, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 3, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 5890, - "detailedroute__route__drc_errors__iter__1": 2871, - "detailedroute__route__drc_errors__iter__2": 2470, - "detailedroute__route__drc_errors__iter__3": 139, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 15111, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 115817, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 115817, - "detailedroute__route__wirelength": 222649, - "detailedroute__route__wirelength__iter__0": 225106, - "detailedroute__route__wirelength__iter__1": 223128, - "detailedroute__route__wirelength__iter__2": 222841, - "detailedroute__route__wirelength__iter__3": 222653, - "detailedroute__route__wirelength__iter__4": 222649, - "finish__clock__skew__hold": 0.0168645, - "finish__clock__skew__setup": 0.0168645, - "finish__cpu__total": 18.56, - "finish__design__core__area": 52785, - "finish__design__die__area": 62612.4, - "finish__design__instance__area": 18795, - "finish__design__instance__area__class__clock_buffer": 160.664, - "finish__design__instance__area__class__clock_inverter": 53.998, - "finish__design__instance__area__class__fill_cell": 33990, - "finish__design__instance__area__class__inverter": 88.844, - "finish__design__instance__area__class__multi_input_combinational_cell": 13040.9, - "finish__design__instance__area__class__sequential_cell": 2541.9, - "finish__design__instance__area__class__tap_cell": 109.326, - "finish__design__instance__area__class__timing_repair_buffer": 2799.38, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 18795, - "finish__design__instance__count": 31862, - "finish__design__instance__count__class__clock_buffer": 130, - "finish__design__instance__count__class__clock_inverter": 64, - "finish__design__instance__count__class__fill_cell": 17078, - "finish__design__instance__count__class__inverter": 106, - "finish__design__instance__count__class__multi_input_combinational_cell": 10738, - "finish__design__instance__count__class__sequential_cell": 562, - "finish__design__instance__count__class__tap_cell": 411, - "finish__design__instance__count__class__timing_repair_buffer": 2773, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 14784, - "finish__design__instance__utilization": 0.356067, - "finish__design__instance__utilization__stdcell": 0.356067, - "finish__design__io": 390, - "finish__design__nets": 15113, - "finish__design__rows": 164, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "finish__design__sites": 198440, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.04609, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0485023, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.10675, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.084987, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 0.99325, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.084987, - "finish__elapsed_seconds": 13.11, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 463452.0, - "finish__power__internal__total": 0.203127, - "finish__power__leakage__total": 0.000468996, - "finish__power__switching__total": 0.230059, - "finish__power__total": 0.433655, - "finish__runtime__total": "0:13.11", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.143883, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.425698, - "finish__timing__drv__setup_violation_count": 28, - "finish__timing__fmax": 1182400000.0, - "finish__timing__fmax__clock__clk": 1182400000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.105086, - "finish__timing__setup__tns": -0.199893, - "finish__timing__setup__ws": -0.0257383, - "finish__timing__wns_percent_delay": -2.552642, - "finish_merge__cpu__total": 2.0, - "finish_merge__elapsed_seconds": 2.24, - "finish_merge__mem__peak": 497092.0, - "finish_merge__runtime__total": "0:02.24", - "floorplan__cpu__total": 64.48, - "floorplan__design__core__area": 52785, - "floorplan__design__die__area": 62612.4, - "floorplan__design__instance__area": 15655.4, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 15655.4, - "floorplan__design__instance__count": 11406, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 11406, - "floorplan__design__instance__utilization": 0.296588, - "floorplan__design__instance__utilization__stdcell": 0.296588, - "floorplan__design__io": 388, - "floorplan__design__nets": 12231, - "floorplan__design__rows": 164, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "floorplan__design__sites": 198440, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "floorplan__elapsed_seconds": 26.25, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 181096.0, - "floorplan__power__internal__total": 0.180507, - "floorplan__power__leakage__total": 0.000365307, - "floorplan__power__switching__total": 0.154905, - "floorplan__power__total": 0.335777, - "floorplan__runtime__total": "0:26.25", - "floorplan__timing__fmax": 830291000.0, - "floorplan__timing__fmax__clock__clk": 830291000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0986608, - "floorplan__timing__setup__tns": -38.4313, - "floorplan__timing__setup__ws": -0.384397, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 138.01, - "globalplace__design__core__area": 52785, - "globalplace__design__die__area": 62612.4, - "globalplace__design__instance__area": 18572.1, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 18572.1, - "globalplace__design__instance__count": 14585, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 14585, - "globalplace__design__instance__utilization": 0.351844, - "globalplace__design__instance__utilization__stdcell": 0.351844, - "globalplace__design__io": 390, - "globalplace__design__nets": 15001, - "globalplace__design__rows": 164, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "globalplace__design__sites": 198440, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "globalplace__elapsed_seconds": 20.17, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 524760.0, - "globalplace__power__internal__total": 0.200995, - "globalplace__power__leakage__total": 0.000463114, - "globalplace__power__switching__total": 0.223025, - "globalplace__power__total": 0.424483, - "globalplace__runtime__total": "0:20.17", - "globalplace__timing__fmax": 1217860000.0, - "globalplace__timing__fmax__clock__clk": 1217860000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.102761, - "globalplace__timing__setup__tns": -0.00111033, - "globalplace__timing__setup__ws": -0.00111033, - "globalplace_io__cpu__total": 0.08, - "globalplace_io__elapsed_seconds": 0.12, - "globalplace_io__mem__peak": 94348.0, - "globalplace_io__runtime__total": "0:00.12", - "globalplace_skip_io__cpu__total": 0.33, - "globalplace_skip_io__elapsed_seconds": 0.36, - "globalplace_skip_io__mem__peak": 126840.0, - "globalplace_skip_io__runtime__total": "0:00.36", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0168589, - "globalroute__clock__skew__setup": 0.0168589, - "globalroute__cpu__total": 103.1, - "globalroute__design__core__area": 52785, - "globalroute__design__die__area": 62612.4, - "globalroute__design__instance__area": 18795, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 18795, - "globalroute__design__instance__count": 14784, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__stdcell": 14784, - "globalroute__design__instance__utilization": 0.356067, - "globalroute__design__instance__utilization__stdcell": 0.356067, - "globalroute__design__io": 390, - "globalroute__design__nets": 15113, - "globalroute__design__rows": 164, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "globalroute__design__sites": 198440, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "globalroute__design__violations": 0, - "globalroute__elapsed_seconds": 9.87, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 4, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 4, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0427515, - "globalroute__global_route__fastroute__finalization_s": 0.637563, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.181368, - "globalroute__global_route__fastroute__monotonic_s": 0.0280036, - "globalroute__global_route__fastroute__new_route_l_s": 0.00716323, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.6e-07, - "globalroute__global_route__fastroute__route_l_s": 0.00967665, - "globalroute__global_route__fastroute__route_z_s": 0.00092416, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00920767, - "globalroute__global_route__vias": 121824, - "globalroute__global_route__wirelength": 324919, - "globalroute__mem__peak": 561388.0, - "globalroute__power__internal__total": 0.203343, - "globalroute__power__leakage__total": 0.000468996, - "globalroute__power__switching__total": 0.237369, - "globalroute__power__total": 0.441182, - "globalroute__route__net": 15111, - "globalroute__route__net__special": 2, - "globalroute__runtime__total": "0:09.87", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.161862, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.42896, - "globalroute__timing__drv__setup_violation_count": 56, - "globalroute__timing__fmax": 1178990000.0, - "globalroute__timing__fmax__clock__clk": 1178990000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.108163, - "globalroute__timing__setup__tns": -0.620573, - "globalroute__timing__setup__ws": -0.0281822, - "placeopt__cpu__total": 8.83, - "placeopt__design__core__area": 52785, - "placeopt__design__die__area": 62612.4, - "placeopt__design__instance__area": 18572.1, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 18572.1, - "placeopt__design__instance__count": 14585, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 14585, - "placeopt__design__instance__utilization": 0.351844, - "placeopt__design__instance__utilization__stdcell": 0.351844, - "placeopt__design__io": 390, - "placeopt__design__nets": 15001, - "placeopt__design__rows": 164, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 164, - "placeopt__design__sites": 198440, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 198440, - "placeopt__elapsed_seconds": 5.21, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 197332.0, - "placeopt__power__internal__total": 0.200995, - "placeopt__power__leakage__total": 0.000463114, - "placeopt__power__switching__total": 0.223025, - "placeopt__power__total": 0.424483, - "placeopt__runtime__total": "0:05.21", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.209083, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.440806, - "placeopt__timing__drv__setup_violation_count": 1, - "placeopt__timing__fmax": 1217860000.0, - "placeopt__timing__fmax__clock__clk": 1217860000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.102761, - "placeopt__timing__setup__tns": -0.00111033, - "placeopt__timing__setup__ws": -0.00111033, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 07:52", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "321e3ba6-5057-47b2-a9f4-e669b0e7a7f0", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "b22aff1a902c9a3b92518568a664a9940a6e620c", - "synth__cpu__total": 36.92, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 15351.4, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 15351.4, - "synth__design__instance__count": 11406, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 11406, - "synth__design__io": 388, - "synth__design__nets": 12231, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 37.01, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 71044.0, - "synth__netlist__hash": "6e964d773cd4264089062fbdcb980944fd9a8f53", - "synth__runtime__total": "0:37.01", - "total_elapsed_seconds": 131.62, - "total_time": "0:02:11.620000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/aes/rules-base.json b/flow/designs/nangate45/aes/rules-base.json index fb0748b5b5..de982e7eef 100644 --- a/flow/designs/nangate45/aes/rules-base.json +++ b/flow/designs/nangate45/aes/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 21344, + "value": 21358, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 16753, + "value": 16773, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1457, + "value": 1458, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1457, + "value": 1458, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.0545, + "value": -0.0692, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -0.671, + "value": -0.785, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -70,11 +70,11 @@ "compare": ">=" }, "globalroute__timing__hold__tns": { - "value": -0.624, + "value": -0.164, "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 255768, + "value": 256046, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.0432, + "value": -0.0667, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -0.339, + "value": -0.364, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 21629, + "value": 21614, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/ariane133/metadata-base-ok.json b/flow/designs/nangate45/ariane133/metadata-base-ok.json deleted file mode 100644 index cb257e777c..0000000000 --- a/flow/designs/nangate45/ariane133/metadata-base-ok.json +++ /dev/null @@ -1,526 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 3.0000", - "vclk_core_clock: 3.0000" - ], - "cts__clock__skew__hold": 0.11791, - "cts__clock__skew__setup": 0.11791, - "cts__cpu__total": 2679.59, - "cts__design__core__area": 1417650.0, - "cts__design__die__area": 1443670.0, - "cts__design__instance__area": 726233, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 416463, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 309770, - "cts__design__instance__count": 175697, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 132, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 12, - "cts__design__instance__count__stdcell": 175565, - "cts__design__instance__displacement__max": 2.1375, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 35.2665, - "cts__design__instance__utilization": 0.512281, - "cts__design__instance__utilization__stdcell": 0.309404, - "cts__design__io": 497, - "cts__design__nets": 188937, - "cts__design__rows": 5189, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "cts__design__sites": 3459391, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 26060, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 669.2, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 1732280.0, - "cts__power__internal__total": 0.191606, - "cts__power__leakage__total": 0.0282757, - "cts__power__switching__total": 0.0327399, - "cts__power__total": 0.252621, - "cts__route__wirelength__estimated": 6337800.0, - "cts__runtime__total": "11:09.20", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 1, - "cts__timing__drv__max_cap_limit": -0.0454116, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 1447, - "cts__timing__drv__max_slew_limit": -29.9741, - "cts__timing__drv__setup_violation_count": 2519, - "cts__timing__fmax": 714479000.0, - "cts__timing__fmax__clock__core_clock": 291634000.0, - "cts__timing__fmax__clock__vclk_core_clock": 714479000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0521906, - "cts__timing__setup__tns": -672.94, - "cts__timing__setup__ws": -0.428954, - "cts__utilizatin__before__dpl": 51.2281, - "design__io__hpwl": 776482563, - "design__violations": 0, - "detailedplace__cpu__total": 136.3, - "detailedplace__design__core__area": 1417650.0, - "detailedplace__design__die__area": 1443670.0, - "detailedplace__design__instance__area": 719071, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 416463, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 302607, - "detailedplace__design__instance__count": 169257, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 132, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 169125, - "detailedplace__design__instance__displacement__max": 24.519, - "detailedplace__design__instance__displacement__mean": 0.6765, - "detailedplace__design__instance__displacement__total": 114554, - "detailedplace__design__instance__utilization": 0.507228, - "detailedplace__design__instance__utilization__stdcell": 0.302249, - "detailedplace__design__io": 497, - "detailedplace__design__nets": 185251, - "detailedplace__design__rows": 5189, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "detailedplace__design__sites": 3459391, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 132750000.0, - "detailedplace__dpl__hpwl__delta__percent": 1, - "detailedplace__elapsed_seconds": 96.67, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 1417280.0, - "detailedplace__power__internal__total": 0.175314, - "detailedplace__power__leakage__total": 0.0281079, - "detailedplace__power__switching__total": 0.0119681, - "detailedplace__power__total": 0.21539, - "detailedplace__route__wirelength__estimated": 6305130.0, - "detailedplace__runtime__total": "1:36.67", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": -0.0715309, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 1447, - "detailedplace__timing__drv__max_slew_limit": -29.837, - "detailedplace__timing__drv__setup_violation_count": 3040, - "detailedplace__timing__fmax": 714774000.0, - "detailedplace__timing__fmax__clock__core_clock": 285406000.0, - "detailedplace__timing__fmax__clock__vclk_core_clock": 714774000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.0827672, - "detailedplace__timing__setup__tns": -927.127, - "detailedplace__timing__setup__ws": -0.503784, - "detailedplace__utilizatin__before__dpl": 50.7228, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 20, - "detailedroute__flow__warnings__count__DRT-0120": 18, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 63955, - "detailedroute__route__drc_errors__iter__1": 16401, - "detailedroute__route__drc_errors__iter__10": 2, - "detailedroute__route__drc_errors__iter__11": 1, - "detailedroute__route__drc_errors__iter__12": 1, - "detailedroute__route__drc_errors__iter__13": 0, - "detailedroute__route__drc_errors__iter__2": 12663, - "detailedroute__route__drc_errors__iter__3": 823, - "detailedroute__route__drc_errors__iter__4": 362, - "detailedroute__route__drc_errors__iter__5": 274, - "detailedroute__route__drc_errors__iter__6": 196, - "detailedroute__route__drc_errors__iter__7": 159, - "detailedroute__route__drc_errors__iter__8": 143, - "detailedroute__route__drc_errors__iter__9": 90, - "detailedroute__route__net": 189204, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 1405997, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 1405997, - "detailedroute__route__wirelength": 7372765, - "detailedroute__route__wirelength__iter__0": 7401678, - "detailedroute__route__wirelength__iter__1": 7376716, - "detailedroute__route__wirelength__iter__10": 7372765, - "detailedroute__route__wirelength__iter__11": 7372765, - "detailedroute__route__wirelength__iter__12": 7372765, - "detailedroute__route__wirelength__iter__13": 7372765, - "detailedroute__route__wirelength__iter__2": 7370637, - "detailedroute__route__wirelength__iter__3": 7372219, - "detailedroute__route__wirelength__iter__4": 7372361, - "detailedroute__route__wirelength__iter__5": 7372532, - "detailedroute__route__wirelength__iter__6": 7372608, - "detailedroute__route__wirelength__iter__7": 7372690, - "detailedroute__route__wirelength__iter__8": 7372724, - "detailedroute__route__wirelength__iter__9": 7372769, - "finish__clock__skew__hold": 0.121897, - "finish__clock__skew__setup": 0.121897, - "finish__cpu__total": 417.88, - "finish__design__core__area": 1417650.0, - "finish__design__die__area": 1443670.0, - "finish__design__instance__area": 726999, - "finish__design__instance__area__class__clock_buffer": 6061.61, - "finish__design__instance__area__class__clock_inverter": 1018.51, - "finish__design__instance__area__class__fill_cell": 609662, - "finish__design__instance__area__class__inverter": 3501.62, - "finish__design__instance__area__class__macro": 416463, - "finish__design__instance__area__class__multi_input_combinational_cell": 169474, - "finish__design__instance__area__class__sequential_cell": 109869, - "finish__design__instance__area__class__tap_cell": 3416.5, - "finish__design__instance__area__class__timing_repair_buffer": 17194.8, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 416463, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 310536, - "finish__design__instance__count": 444595, - "finish__design__instance__count__class__clock_buffer": 5120, - "finish__design__instance__count__class__clock_inverter": 1308, - "finish__design__instance__count__class__fill_cell": 268629, - "finish__design__instance__count__class__inverter": 6517, - "finish__design__instance__count__class__macro": 132, - "finish__design__instance__count__class__multi_input_combinational_cell": 113018, - "finish__design__instance__count__class__sequential_cell": 20640, - "finish__design__instance__count__class__tap_cell": 12844, - "finish__design__instance__count__class__timing_repair_buffer": 16387, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 132, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 175834, - "finish__design__instance__utilization": 0.512821, - "finish__design__instance__utilization__stdcell": 0.310169, - "finish__design__io": 497, - "finish__design__nets": 189206, - "finish__design__rows": 5189, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "finish__design__sites": 3459391, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09927, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000688312, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00483942, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00469369, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.09516, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00469369, - "finish__elapsed_seconds": 239.74, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 4059240.0, - "finish__power__internal__total": 0.191732, - "finish__power__leakage__total": 0.0283102, - "finish__power__switching__total": 0.0342431, - "finish__power__total": 0.254285, - "finish__runtime__total": "3:59.74", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 172, - "finish__timing__drv__max_cap_limit": -0.193997, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 1552, - "finish__timing__drv__max_slew_limit": -24.2903, - "finish__timing__drv__setup_violation_count": 2840, - "finish__timing__fmax": 716653000.0, - "finish__timing__fmax__clock__core_clock": 290242000.0, - "finish__timing__fmax__clock__vclk_core_clock": 716653000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0716552, - "finish__timing__setup__tns": -700.9, - "finish__timing__setup__ws": -0.445405, - "finish__timing__wns_percent_delay": -11.230459, - "finish_merge__cpu__total": 11.48, - "finish_merge__elapsed_seconds": 12.37, - "finish_merge__mem__peak": 1279500.0, - "finish_merge__runtime__total": "0:12.37", - "floorplan__cpu__total": 1418.0, - "floorplan__design__core__area": 1417650.0, - "floorplan__design__die__area": 1443670.0, - "floorplan__design__instance__area": 711815, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 416463, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 295352, - "floorplan__design__instance__count": 158022, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 132, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 157890, - "floorplan__design__instance__utilization": 0.50211, - "floorplan__design__instance__utilization__stdcell": 0.295002, - "floorplan__design__io": 495, - "floorplan__design__nets": 186858, - "floorplan__design__rows": 850, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 850, - "floorplan__design__sites": 5329500, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5329500, - "floorplan__elapsed_seconds": 337.41, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ODB-0011": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 845556.0, - "floorplan__power__internal__total": 0.174208, - "floorplan__power__leakage__total": 0.0278186, - "floorplan__power__switching__total": 0.00449884, - "floorplan__power__total": 0.206525, - "floorplan__runtime__total": "5:37.41", - "floorplan__timing__fmax": 765537000.0, - "floorplan__timing__fmax__clock__core_clock": 297389000.0, - "floorplan__timing__fmax__clock__vclk_core_clock": 765537000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0849501, - "floorplan__timing__setup__tns": -570.836, - "floorplan__timing__setup__ws": -0.362595, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__MPL-0055": 1, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__PDN-0195": 15, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 2603.93, - "globalplace__design__core__area": 1417650.0, - "globalplace__design__die__area": 1443670.0, - "globalplace__design__instance__area": 718143, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 416463, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 301679, - "globalplace__design__instance__count": 168762, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 132, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 168630, - "globalplace__design__instance__utilization": 0.506574, - "globalplace__design__instance__utilization__stdcell": 0.301323, - "globalplace__design__io": 497, - "globalplace__design__nets": 184756, - "globalplace__design__rows": 5189, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "globalplace__design__sites": 3459391, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "globalplace__elapsed_seconds": 594.19, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 2164000.0, - "globalplace__power__internal__total": 0.175232, - "globalplace__power__leakage__total": 0.028064, - "globalplace__power__switching__total": 0.0120004, - "globalplace__power__total": 0.215296, - "globalplace__runtime__total": "9:54.19", - "globalplace__timing__fmax": 714593000.0, - "globalplace__timing__fmax__clock__core_clock": 240090000.0, - "globalplace__timing__fmax__clock__vclk_core_clock": 714593000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.0828454, - "globalplace__timing__setup__tns": -3012.98, - "globalplace__timing__setup__ws": -1.1651, - "globalplace_io__cpu__total": 1.14, - "globalplace_io__elapsed_seconds": 1.35, - "globalplace_io__mem__peak": 407812.0, - "globalplace_io__runtime__total": "0:01.35", - "globalplace_skip_io__cpu__total": 362.63, - "globalplace_skip_io__elapsed_seconds": 28.07, - "globalplace_skip_io__mem__peak": 645212.0, - "globalplace_skip_io__runtime__total": "0:28.07", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.11041, - "globalroute__clock__skew__setup": 0.11041, - "globalroute__cpu__total": 9029.29, - "globalroute__design__core__area": 1417650.0, - "globalroute__design__die__area": 1443670.0, - "globalroute__design__instance__area": 726999, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 416463, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 310536, - "globalroute__design__instance__count": 175966, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 132, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 61, - "globalroute__design__instance__count__stdcell": 175834, - "globalroute__design__instance__displacement__max": 2.54, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 230.54, - "globalroute__design__instance__utilization": 0.512821, - "globalroute__design__instance__utilization__stdcell": 0.310169, - "globalroute__design__io": 497, - "globalroute__design__nets": 189206, - "globalroute__design__rows": 5189, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "globalroute__design__sites": 3459391, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 389597, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 1346.93, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 20551, - "globalroute__flow__warnings__count__DRT-0120": 18, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00165953, - "globalroute__global_route__fastroute__finalization_s": 0.173124, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00091968, - "globalroute__global_route__fastroute__monotonic_s": 0.033675, - "globalroute__global_route__fastroute__new_route_l_s": 0.00056748, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.0993706, - "globalroute__global_route__fastroute__route_l_s": 0.00095136, - "globalroute__global_route__fastroute__route_z_s": 9.152e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00065445, - "globalroute__global_route__vias": 3356, - "globalroute__global_route__wirelength": 8900153, - "globalroute__mem__peak": 4231564.0, - "globalroute__power__internal__total": 0.191748, - "globalroute__power__leakage__total": 0.0283102, - "globalroute__power__switching__total": 0.0350591, - "globalroute__power__total": 0.255117, - "globalroute__route__net": 188935, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 6348110.0, - "globalroute__runtime__total": "22:26.93", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 11, - "globalroute__timing__drv__max_cap_limit": -1.23169, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 1496, - "globalroute__timing__drv__max_slew_limit": -31.3733, - "globalroute__timing__drv__setup_violation_count": 2716, - "globalroute__timing__fmax": 716451000.0, - "globalroute__timing__fmax__clock__core_clock": 292462000.0, - "globalroute__timing__fmax__clock__vclk_core_clock": 716451000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0658271, - "globalroute__timing__setup__tns": -663.882, - "globalroute__timing__setup__ws": -0.419249, - "globalroute__utilizatin__before__dpl": 51.2821, - "macro_place__wirelength": 5856770.0, - "placeopt__cpu__total": 133.02, - "placeopt__design__core__area": 1417650.0, - "placeopt__design__die__area": 1443670.0, - "placeopt__design__instance__area": 719071, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 416463, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 302607, - "placeopt__design__instance__count": 169257, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 132, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 169125, - "placeopt__design__instance__utilization": 0.507228, - "placeopt__design__instance__utilization__stdcell": 0.302249, - "placeopt__design__io": 497, - "placeopt__design__nets": 185251, - "placeopt__design__rows": 5189, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5189, - "placeopt__design__sites": 3459391, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3459391, - "placeopt__elapsed_seconds": 76.4, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 1081092.0, - "placeopt__power__internal__total": 0.175316, - "placeopt__power__leakage__total": 0.0281079, - "placeopt__power__switching__total": 0.0120204, - "placeopt__power__total": 0.215444, - "placeopt__runtime__total": "1:16.40", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": -0.0033368, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 1454, - "placeopt__timing__drv__max_slew_limit": -30.2672, - "placeopt__timing__drv__setup_violation_count": 2988, - "placeopt__timing__fmax": 714593000.0, - "placeopt__timing__fmax__clock__core_clock": 286415000.0, - "placeopt__timing__fmax__clock__vclk_core_clock": 714593000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.0828454, - "placeopt__timing__setup__tns": -879.357, - "placeopt__timing__setup__ws": -0.491435, - "run__flow__design": "ariane133", - "run__flow__generate_date": "2026-06-17 09:07", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "ab2fd4fc-2ab4-4a86-9a9d-75c94ea43714", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "608c7e7060b1b403c0e893101b0bd83a23b7f306", - "synth__cpu__total": 585.46, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 709871, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 416463, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 293408, - "synth__design__instance__count": 155042, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 132, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 154910, - "synth__design__io": 495, - "synth__design__nets": 183878, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 571.67, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 793600.0, - "synth__netlist__hash": "624023bd257848127135daf0c0d20528d8fb9315", - "synth__runtime__total": "9:31.67", - "total_elapsed_seconds": 3974.0, - "total_time": "1:06:14" -} \ No newline at end of file diff --git a/flow/designs/nangate45/ariane133/rules-base.json b/flow/designs/nangate45/ariane133/rules-base.json index ad5b2416dd..c65f3a1dfc 100644 --- a/flow/designs/nangate45/ariane133/rules-base.json +++ b/flow/designs/nangate45/ariane133/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 823000.0, + "value": 337000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 827380, + "value": 826932, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 191699, + "value": 194494, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 16670, + "value": 16912, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 16670, + "value": 16912, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.447, + "value": -0.579, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -700.0, + "value": -674.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.465, + "value": -0.569, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -760.0, + "value": -664.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 7951534, + "value": 8478680, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -86,15 +86,15 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 190, + "value": 189, "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.52, + "value": -0.595, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -850.0, + "value": -702.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 836564, + "value": 836049, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/ariane136/metadata-base-ok.json b/flow/designs/nangate45/ariane136/metadata-base-ok.json deleted file mode 100644 index 4f2af6d9d3..0000000000 --- a/flow/designs/nangate45/ariane136/metadata-base-ok.json +++ /dev/null @@ -1,510 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 6.0000", - "vclk: 6.0000" - ], - "cts__clock__skew__hold": 0.143955, - "cts__clock__skew__setup": 0.143955, - "cts__cpu__total": 349.41, - "cts__design__core__area": 2063420.0, - "cts__design__die__area": 2250000.0, - "cts__design__instance__area": 745352, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 429084, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 316269, - "cts__design__instance__count": 184477, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 12, - "cts__design__instance__count__macros": 136, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 184341, - "cts__design__instance__displacement__max": 1.791, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 8.921, - "cts__design__instance__utilization": 0.361223, - "cts__design__instance__utilization__stdcell": 0.193516, - "cts__design__io": 497, - "cts__design__nets": 195675, - "cts__design__rows": 5497, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "cts__design__sites": 5829768, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 4900, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 110.73, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 0, - "cts__flow__warnings__type_count": 0, - "cts__mem__peak": 1793952.0, - "cts__power__internal__total": 0.102275, - "cts__power__leakage__total": 0.0290353, - "cts__power__switching__total": 0.0289777, - "cts__power__total": 0.160288, - "cts__route__wirelength__estimated": 6614940.0, - "cts__runtime__total": "1:50.73", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 1, - "cts__timing__drv__max_cap_limit": -0.110467, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 76, - "cts__timing__drv__max_slew_limit": -6.55823, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 4699340000.0, - "cts__timing__fmax__clock__core_clock": 171968000.0, - "cts__timing__fmax__clock__vclk": 4699340000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.00133044, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.184949, - "cts__utilizatin__before__dpl": 36.1223, - "design__io__hpwl": 1183348636, - "design__violations": 0, - "detailedplace__cpu__total": 149.34, - "detailedplace__design__core__area": 2063420.0, - "detailedplace__design__die__area": 2250000.0, - "detailedplace__design__instance__area": 738138, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 429084, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 309054, - "detailedplace__design__instance__count": 177944, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 136, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 177808, - "detailedplace__design__instance__displacement__max": 23.6785, - "detailedplace__design__instance__displacement__mean": 0.653, - "detailedplace__design__instance__displacement__total": 116257, - "detailedplace__design__instance__utilization": 0.357726, - "detailedplace__design__instance__utilization__stdcell": 0.189101, - "detailedplace__design__io": 497, - "detailedplace__design__nets": 191855, - "detailedplace__design__rows": 5497, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "detailedplace__design__sites": 5829768, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 137149000.0, - "detailedplace__dpl__hpwl__delta__percent": 1, - "detailedplace__elapsed_seconds": 105.34, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 1669140.0, - "detailedplace__power__internal__total": 0.0939327, - "detailedplace__power__leakage__total": 0.0288703, - "detailedplace__power__switching__total": 0.0181498, - "detailedplace__power__total": 0.140953, - "detailedplace__route__wirelength__estimated": 6577930.0, - "detailedplace__runtime__total": "1:45.34", - "detailedplace__timing__drv__hold_violation_count": 66, - "detailedplace__timing__drv__max_cap": 1, - "detailedplace__timing__drv__max_cap_limit": -0.103203, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 75, - "detailedplace__timing__drv__max_slew_limit": -6.5654, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 4707270000.0, - "detailedplace__timing__fmax__clock__core_clock": 172688000.0, - "detailedplace__timing__fmax__clock__vclk": 4707270000.0, - "detailedplace__timing__hold__tns": -5.69173, - "detailedplace__timing__hold__ws": -0.167458, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.209199, - "detailedplace__utilizatin__before__dpl": 35.7726, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 7, - "detailedroute__flow__warnings__count__DRT-0120": 5, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 51395, - "detailedroute__route__drc_errors__iter__1": 12527, - "detailedroute__route__drc_errors__iter__2": 9325, - "detailedroute__route__drc_errors__iter__3": 332, - "detailedroute__route__drc_errors__iter__4": 139, - "detailedroute__route__drc_errors__iter__5": 124, - "detailedroute__route__drc_errors__iter__6": 107, - "detailedroute__route__drc_errors__iter__7": 86, - "detailedroute__route__drc_errors__iter__8": 7, - "detailedroute__route__drc_errors__iter__9": 0, - "detailedroute__route__net": 195783, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 1393427, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 1393427, - "detailedroute__route__wirelength": 7461586, - "detailedroute__route__wirelength__iter__0": 7486991, - "detailedroute__route__wirelength__iter__1": 7465191, - "detailedroute__route__wirelength__iter__2": 7460743, - "detailedroute__route__wirelength__iter__3": 7461557, - "detailedroute__route__wirelength__iter__4": 7461635, - "detailedroute__route__wirelength__iter__5": 7461643, - "detailedroute__route__wirelength__iter__6": 7461656, - "detailedroute__route__wirelength__iter__7": 7461697, - "detailedroute__route__wirelength__iter__8": 7461584, - "detailedroute__route__wirelength__iter__9": 7461586, - "finish__clock__skew__hold": 0.137869, - "finish__clock__skew__setup": 0.137869, - "finish__cpu__total": 445.02, - "finish__design__core__area": 2063420.0, - "finish__design__die__area": 2250000.0, - "finish__design__instance__area": 745552, - "finish__design__instance__area__class__clock_buffer": 6308.72, - "finish__design__instance__area__class__clock_inverter": 895.888, - "finish__design__instance__area__class__fill_cell": 1234250.0, - "finish__design__instance__area__class__inverter": 3825.35, - "finish__design__instance__area__class__macro": 429084, - "finish__design__instance__area__class__multi_input_combinational_cell": 175464, - "finish__design__instance__area__class__sequential_cell": 110029, - "finish__design__instance__area__class__tap_cell": 3993.72, - "finish__design__instance__area__class__timing_repair_buffer": 15951.8, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 429084, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 316469, - "finish__design__instance__count": 550201, - "finish__design__instance__count__class__clock_buffer": 5323, - "finish__design__instance__count__class__clock_inverter": 1198, - "finish__design__instance__count__class__fill_cell": 365614, - "finish__design__instance__count__class__inverter": 7132, - "finish__design__instance__count__class__macro": 136, - "finish__design__instance__count__class__multi_input_combinational_cell": 118385, - "finish__design__instance__count__class__sequential_cell": 20667, - "finish__design__instance__count__class__tap_cell": 15014, - "finish__design__instance__count__class__timing_repair_buffer": 16732, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 136, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 184451, - "finish__design__instance__utilization": 0.36132, - "finish__design__instance__utilization__stdcell": 0.193638, - "finish__design__io": 497, - "finish__design__nets": 195785, - "finish__design__rows": 5497, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "finish__design__sites": 5829768, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09966, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000338517, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00598987, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00458555, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.09401, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00458555, - "finish__elapsed_seconds": 252.88, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 4368244.0, - "finish__power__internal__total": 0.102356, - "finish__power__leakage__total": 0.0290446, - "finish__power__switching__total": 0.0305246, - "finish__power__total": 0.161925, - "finish__runtime__total": "4:12.88", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 84, - "finish__timing__drv__max_cap_limit": -0.203629, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 84, - "finish__timing__drv__max_slew_limit": -6.91321, - "finish__timing__drv__setup_violation_count": 11, - "finish__timing__fmax": 4855860000.0, - "finish__timing__fmax__clock__core_clock": 166171000.0, - "finish__timing__fmax__clock__vclk": 4855860000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0308347, - "finish__timing__setup__tns": -0.162844, - "finish__timing__setup__ws": -0.017915, - "finish__timing__wns_percent_delay": -0.273566, - "finish_merge__cpu__total": 12.08, - "finish_merge__elapsed_seconds": 12.97, - "finish_merge__mem__peak": 1343712.0, - "finish_merge__runtime__total": "0:12.97", - "floorplan__cpu__total": 36.51, - "floorplan__design__core__area": 2063420.0, - "floorplan__design__die__area": 2250000.0, - "floorplan__design__instance__area": 731685, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 429084, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 302602, - "floorplan__design__instance__count": 164715, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 136, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 164579, - "floorplan__design__instance__utilization": 0.354599, - "floorplan__design__instance__utilization__stdcell": 0.185153, - "floorplan__design__io": 495, - "floorplan__design__nets": 193638, - "floorplan__design__rows": 1025, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 1025, - "floorplan__design__sites": 7757200, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 7757200, - "floorplan__elapsed_seconds": 26.39, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 862980.0, - "floorplan__power__internal__total": 0.0918316, - "floorplan__power__leakage__total": 0.028652, - "floorplan__power__switching__total": 0.00479255, - "floorplan__power__total": 0.125276, - "floorplan__runtime__total": "0:26.39", - "floorplan__timing__fmax": 9409710000.0, - "floorplan__timing__fmax__clock__core_clock": 234331000.0, - "floorplan__timing__fmax__clock__vclk": 9409710000.0, - "floorplan__timing__hold__tns": -3748.35, - "floorplan__timing__hold__ws": -0.181442, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 1.73252, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 2447.44, - "globalplace__design__core__area": 2063420.0, - "globalplace__design__die__area": 2250000.0, - "globalplace__design__instance__area": 737480, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 429084, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 308396, - "globalplace__design__instance__count": 177591, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 136, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 177455, - "globalplace__design__instance__utilization": 0.357407, - "globalplace__design__instance__utilization__stdcell": 0.188699, - "globalplace__design__io": 497, - "globalplace__design__nets": 191502, - "globalplace__design__rows": 5497, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "globalplace__design__sites": 5829768, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "globalplace__elapsed_seconds": 685.71, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 2368012.0, - "globalplace__power__internal__total": 0.0934742, - "globalplace__power__leakage__total": 0.0288381, - "globalplace__power__switching__total": 0.0181748, - "globalplace__power__total": 0.140487, - "globalplace__runtime__total": "11:25.71", - "globalplace__timing__fmax": 4761000000.0, - "globalplace__timing__fmax__clock__core_clock": 171691000.0, - "globalplace__timing__fmax__clock__vclk": 4761000000.0, - "globalplace__timing__hold__tns": -5.74549, - "globalplace__timing__hold__ws": -0.167548, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0.175577, - "globalplace_io__cpu__total": 1.16, - "globalplace_io__elapsed_seconds": 1.44, - "globalplace_io__mem__peak": 422780.0, - "globalplace_io__runtime__total": "0:01.44", - "globalplace_skip_io__cpu__total": 465.81, - "globalplace_skip_io__elapsed_seconds": 35.1, - "globalplace_skip_io__mem__peak": 683944.0, - "globalplace_skip_io__runtime__total": "0:35.10", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.151881, - "globalroute__clock__skew__setup": 0.151881, - "globalroute__cpu__total": 5404.16, - "globalroute__design__core__area": 2063420.0, - "globalroute__design__die__area": 2250000.0, - "globalroute__design__instance__area": 745552, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 429084, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 316469, - "globalroute__design__instance__count": 184587, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 3, - "globalroute__design__instance__count__macros": 136, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 0, - "globalroute__design__instance__count__stdcell": 184451, - "globalroute__design__instance__displacement__max": 1.59, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 3.94, - "globalroute__design__instance__utilization": 0.36132, - "globalroute__design__instance__utilization__stdcell": 0.193638, - "globalroute__design__io": 497, - "globalroute__design__nets": 195785, - "globalroute__design__rows": 5497, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "globalroute__design__sites": 5829768, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 760, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 438.41, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 20612, - "globalroute__flow__warnings__count__DRT-0120": 5, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 9.51e-06, - "globalroute__global_route__fastroute__finalization_s": 0.10386, - "globalroute__global_route__fastroute__initial_rsmt_s": 2.28e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.0415086, - "globalroute__global_route__fastroute__new_route_l_s": 4.3e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 5.8e-07, - "globalroute__global_route__fastroute__route_l_s": 6.42e-06, - "globalroute__global_route__fastroute__route_z_s": 4.5e-07, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 6.11e-06, - "globalroute__global_route__vias": 18, - "globalroute__global_route__wirelength": 8995569, - "globalroute__mem__peak": 4407192.0, - "globalroute__power__internal__total": 0.102383, - "globalroute__power__leakage__total": 0.0290446, - "globalroute__power__switching__total": 0.0313156, - "globalroute__power__total": 0.162743, - "globalroute__route__net": 195673, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 6615890.0, - "globalroute__runtime__total": "7:18.41", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 4, - "globalroute__timing__drv__max_cap_limit": -0.889109, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 78, - "globalroute__timing__drv__max_slew_limit": -6.5592, - "globalroute__timing__drv__setup_violation_count": 0, - "globalroute__timing__fmax": 4702580000.0, - "globalroute__timing__fmax__clock__core_clock": 169017000.0, - "globalroute__timing__fmax__clock__vclk": 4702580000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.00113271, - "globalroute__timing__setup__tns": 0, - "globalroute__timing__setup__ws": 0.0834466, - "globalroute__utilizatin__before__dpl": 36.132, - "macro_place__wirelength": 6742170.0, - "placeopt__cpu__total": 140.95, - "placeopt__design__core__area": 2063420.0, - "placeopt__design__die__area": 2250000.0, - "placeopt__design__instance__area": 738138, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 429084, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 309054, - "placeopt__design__instance__count": 177944, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 136, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 177808, - "placeopt__design__instance__utilization": 0.357726, - "placeopt__design__instance__utilization__stdcell": 0.189101, - "placeopt__design__io": 497, - "placeopt__design__nets": 191855, - "placeopt__design__rows": 5497, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 5497, - "placeopt__design__sites": 5829768, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 5829768, - "placeopt__elapsed_seconds": 82.14, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 1120356.0, - "placeopt__power__internal__total": 0.0939389, - "placeopt__power__leakage__total": 0.0288703, - "placeopt__power__switching__total": 0.018282, - "placeopt__power__total": 0.141091, - "placeopt__runtime__total": "1:22.14", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 66, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.000109151, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 84, - "placeopt__timing__drv__max_slew_limit": -6.62362, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 4761000000.0, - "placeopt__timing__fmax__clock__core_clock": 171691000.0, - "placeopt__timing__fmax__clock__vclk": 4761000000.0, - "placeopt__timing__hold__tns": -5.74549, - "placeopt__timing__hold__ws": -0.167548, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0.175577, - "run__flow__design": "ariane136", - "run__flow__generate_date": "2026-06-17 08:39", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "560fbfe0-222c-406d-a194-88e435cbc0e9", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "6c9002c57746f4972e32be9b4cfe5005ebaef1c1", - "synth__cpu__total": 609.93, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 730061, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 429084, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 300977, - "synth__design__instance__count": 161661, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 136, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 161525, - "synth__design__io": 495, - "synth__design__nets": 190584, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 595.99, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 803592.0, - "synth__netlist__hash": "dc8d849db712a5c083fc68717415a5693bdf4171", - "synth__runtime__total": "9:55.99", - "total_elapsed_seconds": 2347.1, - "total_time": "0:39:07.100000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/ariane136/rules-base.json b/flow/designs/nangate45/ariane136/rules-base.json index bfcc70171f..ae77ac243e 100644 --- a/flow/designs/nangate45/ariane136/rules-base.json +++ b/flow/designs/nangate45/ariane136/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 845000.0, + "value": 346000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 847520, + "value": 848859, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 196993, + "value": 204479, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 17130, + "value": 17781, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 17130, + "value": 17781, "compare": "<=" }, "cts__timing__setup__ws": { @@ -46,15 +46,15 @@ "compare": ">=" }, "cts__timing__hold__ws": { - "value": -0.678, + "value": -0.3, "compare": ">=" }, "cts__timing__hold__tns": { - "value": -5.55, + "value": -1.2, "compare": ">=" }, "globalroute__antenna_diodes_count": { - "value": 199, + "value": 196, "compare": "<=" }, "globalroute__timing__setup__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 8033923, + "value": 8580824, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -86,15 +86,15 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 199, + "value": 196, "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.3, + "value": -0.318, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -1.2, + "value": -1.36, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 858672, + "value": 857385, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/ibex/metadata-base-ok.json b/flow/designs/nangate45/ibex/metadata-base-ok.json deleted file mode 100644 index 0e06d9687a..0000000000 --- a/flow/designs/nangate45/ibex/metadata-base-ok.json +++ /dev/null @@ -1,495 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 2.2000", - "vclk_core_clock: 2.2000" - ], - "cts__clock__skew__hold": 0.0281908, - "cts__clock__skew__setup": 0.028166, - "cts__cpu__total": 22.77, - "cts__design__core__area": 56751.1, - "cts__design__die__area": 57929.3, - "cts__design__instance__area": 29251.2, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 29251.2, - "cts__design__instance__count": 15518, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 15518, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.51543, - "cts__design__instance__utilization__stdcell": 0.51543, - "cts__design__io": 266, - "cts__design__nets": 17534, - "cts__design__rows": 170, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "cts__design__sites": 213350, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 7.76, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 0, - "cts__flow__warnings__type_count": 0, - "cts__mem__peak": 364932.0, - "cts__power__internal__total": 0.0168813, - "cts__power__leakage__total": 0.000549149, - "cts__power__switching__total": 0.0131545, - "cts__power__total": 0.0305849, - "cts__route__wirelength__estimated": 211767, - "cts__runtime__total": "0:07.76", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.0506358, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.409403, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 539312000.0, - "cts__timing__fmax__clock__core_clock": 455143000.0, - "cts__timing__fmax__clock__vclk_core_clock": 539312000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0845789, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.00289058, - "cts__utilizatin__before__dpl": 51.543, - "design__io__hpwl": 30716979, - "design__violations": 0, - "detailedplace__cpu__total": 8.76, - "detailedplace__design__core__area": 56751.1, - "detailedplace__design__die__area": 57929.3, - "detailedplace__design__instance__area": 28671.6, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 28671.6, - "detailedplace__design__instance__count": 14995, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 14995, - "detailedplace__design__instance__displacement__max": 3.323, - "detailedplace__design__instance__displacement__mean": 0.811, - "detailedplace__design__instance__displacement__total": 12164.6, - "detailedplace__design__instance__utilization": 0.505217, - "detailedplace__design__instance__utilization__stdcell": 0.505217, - "detailedplace__design__io": 266, - "detailedplace__design__nets": 17233, - "detailedplace__design__rows": 170, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "detailedplace__design__sites": 213350, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 19888300.0, - "detailedplace__dpl__hpwl__delta__percent": 5, - "detailedplace__elapsed_seconds": 5.66, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 226588.0, - "detailedplace__power__internal__total": 0.0130088, - "detailedplace__power__leakage__total": 0.000535618, - "detailedplace__power__switching__total": 0.00960367, - "detailedplace__power__total": 0.0231481, - "detailedplace__route__wirelength__estimated": 207448, - "detailedplace__runtime__total": "0:05.66", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.0532324, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.410647, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 539327000.0, - "detailedplace__timing__fmax__clock__core_clock": 457927000.0, - "detailedplace__timing__fmax__clock__vclk_core_clock": 539327000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.0450576, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.0162446, - "detailedplace__utilizatin__before__dpl": 50.5217, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 2, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 3989, - "detailedroute__route__drc_errors__iter__1": 1358, - "detailedroute__route__drc_errors__iter__2": 1213, - "detailedroute__route__drc_errors__iter__3": 28, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__net": 17537, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 119897, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 119897, - "detailedroute__route__wirelength": 260820, - "detailedroute__route__wirelength__iter__0": 262971, - "detailedroute__route__wirelength__iter__1": 261250, - "detailedroute__route__wirelength__iter__2": 260886, - "detailedroute__route__wirelength__iter__3": 260815, - "detailedroute__route__wirelength__iter__4": 260820, - "finish__clock__skew__hold": 0.0389017, - "finish__clock__skew__setup": 0.0388924, - "finish__cpu__total": 26.15, - "finish__design__core__area": 56751.1, - "finish__design__die__area": 57929.3, - "finish__design__instance__area": 29266.7, - "finish__design__instance__area__class__clock_buffer": 499.282, - "finish__design__instance__area__class__clock_inverter": 79.534, - "finish__design__instance__area__class__fill_cell": 27484.5, - "finish__design__instance__area__class__inverter": 305.9, - "finish__design__instance__area__class__multi_input_combinational_cell": 16913.3, - "finish__design__instance__area__class__sequential_cell": 10096, - "finish__design__instance__area__class__tap_cell": 113.316, - "finish__design__instance__area__class__timing_repair_buffer": 1259.24, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 29266.7, - "finish__design__instance__count": 32762, - "finish__design__instance__count__class__clock_buffer": 418, - "finish__design__instance__count__class__clock_inverter": 105, - "finish__design__instance__count__class__fill_cell": 17239, - "finish__design__instance__count__class__inverter": 571, - "finish__design__instance__count__class__multi_input_combinational_cell": 10945, - "finish__design__instance__count__class__sequential_cell": 1938, - "finish__design__instance__count__class__tap_cell": 426, - "finish__design__instance__count__class__timing_repair_buffer": 1120, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 15523, - "finish__design__instance__utilization": 0.515702, - "finish__design__instance__utilization__stdcell": 0.515702, - "finish__design__io": 266, - "finish__design__nets": 17539, - "finish__design__rows": 170, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "finish__design__sites": 213350, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09694, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00296965, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0121012, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0130536, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.0879, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0130536, - "finish__elapsed_seconds": 12.73, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 573316.0, - "finish__power__internal__total": 0.0169067, - "finish__power__leakage__total": 0.000549733, - "finish__power__switching__total": 0.0135248, - "finish__power__total": 0.0309812, - "finish__runtime__total": "0:12.73", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": -0.0160929, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.362861, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 531561000.0, - "finish__timing__fmax__clock__core_clock": 454997000.0, - "finish__timing__fmax__clock__vclk_core_clock": 531561000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0848031, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 0.00218492, - "finish__timing__wns_percent_delay": 0.090868, - "finish_merge__cpu__total": 1.53, - "finish_merge__elapsed_seconds": 1.6, - "finish_merge__mem__peak": 504808.0, - "finish_merge__runtime__total": "0:01.60", - "floorplan__cpu__total": 15.15, - "floorplan__design__core__area": 56751.1, - "floorplan__design__die__area": 57929.3, - "floorplan__design__instance__area": 28507.8, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 28507.8, - "floorplan__design__instance__count": 14877, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 14877, - "floorplan__design__instance__utilization": 0.50233, - "floorplan__design__instance__utilization__stdcell": 0.50233, - "floorplan__design__io": 264, - "floorplan__design__nets": 17539, - "floorplan__design__rows": 170, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "floorplan__design__sites": 213350, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "floorplan__elapsed_seconds": 8.57, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 195124.0, - "floorplan__power__internal__total": 0.0124355, - "floorplan__power__leakage__total": 0.000527604, - "floorplan__power__switching__total": 0.00587097, - "floorplan__power__total": 0.0188341, - "floorplan__runtime__total": "0:08.57", - "floorplan__timing__fmax": 602779000.0, - "floorplan__timing__fmax__clock__core_clock": 452184000.0, - "floorplan__timing__fmax__clock__vclk_core_clock": 602779000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0445013, - "floorplan__timing__setup__tns": -0.334485, - "floorplan__timing__setup__ws": -0.011491, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 89.75, - "globalplace__design__core__area": 56751.1, - "globalplace__design__die__area": 57929.3, - "globalplace__design__instance__area": 28671.6, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 28671.6, - "globalplace__design__instance__count": 14995, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 14995, - "globalplace__design__instance__utilization": 0.505217, - "globalplace__design__instance__utilization__stdcell": 0.505217, - "globalplace__design__io": 266, - "globalplace__design__nets": 17233, - "globalplace__design__rows": 170, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "globalplace__design__sites": 213350, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "globalplace__elapsed_seconds": 15.96, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 440176.0, - "globalplace__power__internal__total": 0.0130089, - "globalplace__power__leakage__total": 0.000535618, - "globalplace__power__switching__total": 0.00960454, - "globalplace__power__total": 0.0231491, - "globalplace__runtime__total": "0:15.96", - "globalplace__timing__fmax": 539780000.0, - "globalplace__timing__fmax__clock__core_clock": 458118000.0, - "globalplace__timing__fmax__clock__vclk_core_clock": 539780000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.0447697, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0.0171569, - "globalplace_io__cpu__total": 0.22, - "globalplace_io__elapsed_seconds": 0.26, - "globalplace_io__mem__peak": 140048.0, - "globalplace_io__runtime__total": "0:00.26", - "globalplace_skip_io__cpu__total": 58.66, - "globalplace_skip_io__elapsed_seconds": 2.12, - "globalplace_skip_io__mem__peak": 165236.0, - "globalplace_skip_io__runtime__total": "0:02.12", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0327426, - "globalroute__clock__skew__setup": 0.0326958, - "globalroute__cpu__total": 344.35, - "globalroute__design__core__area": 56751.1, - "globalroute__design__die__area": 57929.3, - "globalroute__design__instance__area": 29266.7, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 29266.7, - "globalroute__design__instance__count": 15523, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 5, - "globalroute__design__instance__count__stdcell": 15523, - "globalroute__design__instance__displacement__max": 3.11, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 16.57, - "globalroute__design__instance__utilization": 0.515702, - "globalroute__design__instance__utilization__stdcell": 0.515702, - "globalroute__design__io": 266, - "globalroute__design__nets": 17539, - "globalroute__design__rows": 170, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "globalroute__design__sites": 213350, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 41583, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 35.61, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 1870, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00019311, - "globalroute__global_route__fastroute__finalization_s": 0.00550617, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000156946, - "globalroute__global_route__fastroute__monotonic_s": 0.00143068, - "globalroute__global_route__fastroute__new_route_l_s": 3.0085e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, - "globalroute__global_route__fastroute__route_l_s": 6.1903e-05, - "globalroute__global_route__fastroute__route_z_s": 7.992e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 4.0471e-05, - "globalroute__global_route__vias": 377, - "globalroute__global_route__wirelength": 375684, - "globalroute__mem__peak": 587988.0, - "globalroute__power__internal__total": 0.0169318, - "globalroute__power__leakage__total": 0.000549733, - "globalroute__power__switching__total": 0.0140653, - "globalroute__power__total": 0.0315468, - "globalroute__route__net": 17532, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 211774, - "globalroute__runtime__total": "0:35.61", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.0531637, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.40023, - "globalroute__timing__drv__setup_violation_count": 88, - "globalroute__timing__fmax": 531213000.0, - "globalroute__timing__fmax__clock__core_clock": 451022000.0, - "globalroute__timing__fmax__clock__vclk_core_clock": 531213000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0859148, - "globalroute__timing__setup__tns": -0.829097, - "globalroute__timing__setup__ws": -0.0171851, - "globalroute__utilizatin__before__dpl": 51.5702, - "placeopt__cpu__total": 8.49, - "placeopt__design__core__area": 56751.1, - "placeopt__design__die__area": 57929.3, - "placeopt__design__instance__area": 28671.6, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 28671.6, - "placeopt__design__instance__count": 14995, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 14995, - "placeopt__design__instance__utilization": 0.505217, - "placeopt__design__instance__utilization__stdcell": 0.505217, - "placeopt__design__io": 266, - "placeopt__design__nets": 17233, - "placeopt__design__rows": 170, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 170, - "placeopt__design__sites": 213350, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 213350, - "placeopt__elapsed_seconds": 5.34, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 200548.0, - "placeopt__power__internal__total": 0.0130089, - "placeopt__power__leakage__total": 0.000535618, - "placeopt__power__switching__total": 0.00960454, - "placeopt__power__total": 0.0231491, - "placeopt__runtime__total": "0:05.34", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0508591, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.409508, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 539780000.0, - "placeopt__timing__fmax__clock__core_clock": 458118000.0, - "placeopt__timing__fmax__clock__vclk_core_clock": 539780000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.0447697, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0.0171569, - "run__flow__design": "ibex", - "run__flow__generate_date": "2026-06-17 07:52", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "66b7ae01-5bfd-41c8-9923-063692339ca4", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "d62ca5e98a2d8d44c61de670097e0a95186b8865", - "synth__cpu__total": 32.57, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 28485.7, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 28485.7, - "synth__design__instance__count": 14871, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 14871, - "synth__design__io": 264, - "synth__design__nets": 17533, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 32.37, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 111084.0, - "synth__netlist__hash": "69690eec0194a9f3f2caa44cfafff668f1ad2b5e", - "synth__runtime__total": "0:32.37", - "total_elapsed_seconds": 127.98, - "total_time": "0:02:07.980000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/ibex/rules-base.json b/flow/designs/nangate45/ibex/rules-base.json index 09d3f674b7..c3baa4c796 100644 --- a/flow/designs/nangate45/ibex/rules-base.json +++ b/flow/designs/nangate45/ibex/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 32500.0, + "value": 32800.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 32579, + "value": 32972, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 17225, + "value": 17244, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1498, + "value": 1500, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1498, + "value": 1500, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.111, + "value": -0.127, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -0.549, + "value": -1.27, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 294417, + "value": 299943, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 33440, + "value": 33657, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/jpeg/metadata-base-ok.json b/flow/designs/nangate45/jpeg/metadata-base-ok.json deleted file mode 100644 index cbf89a06c5..0000000000 --- a/flow/designs/nangate45/jpeg/metadata-base-ok.json +++ /dev/null @@ -1,496 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 1.0000", - "vclk_clk: 1.0000" - ], - "cts__clock__skew__hold": 0.0180917, - "cts__clock__skew__setup": 0.0180917, - "cts__cpu__total": 256.86, - "cts__design__core__area": 107807, - "cts__design__die__area": 109756, - "cts__design__instance__area": 91211.1, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 91211.1, - "cts__design__instance__count": 60538, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 29, - "cts__design__instance__count__stdcell": 60538, - "cts__design__instance__displacement__max": 9.35, - "cts__design__instance__displacement__mean": 0.0505, - "cts__design__instance__displacement__total": 3065.58, - "cts__design__instance__utilization": 0.846063, - "cts__design__instance__utilization__stdcell": 0.846063, - "cts__design__io": 49, - "cts__design__nets": 71570, - "cts__design__rows": 234, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "cts__design__sites": 405288, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 6334570.0, - "cts__dpl__hpwl__delta__percent": 1, - "cts__elapsed_seconds": 90.22, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 490772.0, - "cts__power__internal__total": 0.319998, - "cts__power__leakage__total": 0.0019491, - "cts__power__switching__total": 0.253062, - "cts__power__total": 0.575009, - "cts__route__wirelength__estimated": 507826, - "cts__runtime__total": "1:30.22", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.0463606, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.396692, - "cts__timing__drv__setup_violation_count": 643, - "cts__timing__fmax": 911280000.0, - "cts__timing__fmax__clock__clk": 911280000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0277638, - "cts__timing__setup__tns": -38.8537, - "cts__timing__setup__ws": -0.0973581, - "cts__utilizatin__before__dpl": 84.6063, - "design__io__hpwl": 5630123, - "design__violations": 0, - "detailedplace__cpu__total": 46.94, - "detailedplace__design__core__area": 107807, - "detailedplace__design__die__area": 109756, - "detailedplace__design__instance__area": 89594.4, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 89594.4, - "detailedplace__design__instance__count": 59258, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 59258, - "detailedplace__design__instance__displacement__max": 15.3765, - "detailedplace__design__instance__displacement__mean": 1.4205, - "detailedplace__design__instance__displacement__total": 84199.8, - "detailedplace__design__instance__utilization": 0.831066, - "detailedplace__design__instance__utilization__stdcell": 0.831066, - "detailedplace__design__io": 49, - "detailedplace__design__nets": 70839, - "detailedplace__design__rows": 234, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "detailedplace__design__sites": 405288, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 158365000.0, - "detailedplace__dpl__hpwl__delta__percent": 18, - "detailedplace__elapsed_seconds": 35.65, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 462276.0, - "detailedplace__power__internal__total": 0.308838, - "detailedplace__power__leakage__total": 0.00190487, - "detailedplace__power__switching__total": 0.238517, - "detailedplace__power__total": 0.549259, - "detailedplace__route__wirelength__estimated": 516146, - "detailedplace__runtime__total": "0:35.65", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.0463606, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.396692, - "detailedplace__timing__drv__setup_violation_count": 661, - "detailedplace__timing__fmax": 885465000.0, - "detailedplace__timing__fmax__clock__clk": 885465000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.0326803, - "detailedplace__timing__setup__tns": -48.6335, - "detailedplace__timing__setup__ws": -0.129351, - "detailedplace__utilizatin__before__dpl": 83.1066, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 3, - "detailedroute__flow__warnings__count__DRT-0120": 1, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 11629, - "detailedroute__route__drc_errors__iter__1": 4376, - "detailedroute__route__drc_errors__iter__2": 3936, - "detailedroute__route__drc_errors__iter__3": 174, - "detailedroute__route__drc_errors__iter__4": 2, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 71598, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 371670, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 371670, - "detailedroute__route__wirelength": 569308, - "detailedroute__route__wirelength__iter__0": 575088, - "detailedroute__route__wirelength__iter__1": 570145, - "detailedroute__route__wirelength__iter__2": 569483, - "detailedroute__route__wirelength__iter__3": 569317, - "detailedroute__route__wirelength__iter__4": 569307, - "detailedroute__route__wirelength__iter__5": 569308, - "finish__clock__skew__hold": 0.027253, - "finish__clock__skew__setup": 0.027253, - "finish__cpu__total": 65.4, - "finish__design__core__area": 107807, - "finish__design__die__area": 109756, - "finish__design__instance__area": 91384.6, - "finish__design__instance__area__class__clock_buffer": 1119.33, - "finish__design__instance__area__class__clock_inverter": 242.326, - "finish__design__instance__area__class__fill_cell": 16422, - "finish__design__instance__area__class__inverter": 6803.48, - "finish__design__instance__area__class__multi_input_combinational_cell": 57967.8, - "finish__design__instance__area__class__sequential_cell": 19883.5, - "finish__design__instance__area__class__tap_cell": 187.264, - "finish__design__instance__area__class__timing_repair_buffer": 5180.88, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 91384.6, - "finish__design__instance__count": 83323, - "finish__design__instance__count__class__clock_buffer": 930, - "finish__design__instance__count__class__clock_inverter": 321, - "finish__design__instance__count__class__fill_cell": 22755, - "finish__design__instance__count__class__inverter": 12618, - "finish__design__instance__count__class__multi_input_combinational_cell": 36222, - "finish__design__instance__count__class__sequential_cell": 4384, - "finish__design__instance__count__class__tap_cell": 704, - "finish__design__instance__count__class__timing_repair_buffer": 5389, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 60568, - "finish__design__instance__utilization": 0.847671, - "finish__design__instance__utilization__stdcell": 0.847671, - "finish__design__io": 49, - "finish__design__nets": 71600, - "finish__design__rows": 234, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "finish__design__sites": 405288, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.07185, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.0299455, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0716896, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0922677, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.02831, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0922677, - "finish__elapsed_seconds": 49.65, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 1175448.0, - "finish__power__internal__total": 0.321646, - "finish__power__leakage__total": 0.00195742, - "finish__power__switching__total": 0.258018, - "finish__power__total": 0.581622, - "finish__runtime__total": "0:49.65", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.0471228, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.393161, - "finish__timing__drv__setup_violation_count": 657, - "finish__timing__fmax": 897960000.0, - "finish__timing__fmax__clock__clk": 897960000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0396442, - "finish__timing__setup__tns": -43.2762, - "finish__timing__setup__ws": -0.113635, - "finish__timing__wns_percent_delay": -8.404232, - "finish_merge__cpu__total": 3.43, - "finish_merge__elapsed_seconds": 3.87, - "finish_merge__mem__peak": 638148.0, - "finish_merge__runtime__total": "0:03.87", - "floorplan__cpu__total": 121.24, - "floorplan__design__core__area": 107807, - "floorplan__design__die__area": 109756, - "floorplan__design__instance__area": 86926.7, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 86926.7, - "floorplan__design__instance__count": 56230, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 56230, - "floorplan__design__instance__utilization": 0.80632, - "floorplan__design__instance__utilization__stdcell": 0.80632, - "floorplan__design__io": 47, - "floorplan__design__nets": 68513, - "floorplan__design__rows": 234, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "floorplan__design__sites": 405288, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "floorplan__elapsed_seconds": 42.93, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 344412.0, - "floorplan__power__internal__total": 0.28493, - "floorplan__power__leakage__total": 0.00181015, - "floorplan__power__switching__total": 0.193313, - "floorplan__power__total": 0.480053, - "floorplan__runtime__total": "0:42.93", - "floorplan__timing__fmax": 705083000.0, - "floorplan__timing__fmax__clock__clk": 705083000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.0185581, - "floorplan__timing__setup__tns": -251.373, - "floorplan__timing__setup__ws": -0.418272, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 480.82, - "globalplace__design__core__area": 107807, - "globalplace__design__die__area": 109756, - "globalplace__design__instance__area": 89594.4, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 89594.4, - "globalplace__design__instance__count": 59258, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 59258, - "globalplace__design__instance__utilization": 0.831066, - "globalplace__design__instance__utilization__stdcell": 0.831066, - "globalplace__design__io": 49, - "globalplace__design__nets": 70839, - "globalplace__design__rows": 234, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "globalplace__design__sites": 405288, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "globalplace__elapsed_seconds": 71.49, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 798712.0, - "globalplace__power__internal__total": 0.308741, - "globalplace__power__leakage__total": 0.00190487, - "globalplace__power__switching__total": 0.235018, - "globalplace__power__total": 0.545664, - "globalplace__runtime__total": "1:11.49", - "globalplace__timing__fmax": 891842000.0, - "globalplace__timing__fmax__clock__clk": 891842000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.0324071, - "globalplace__timing__setup__tns": -45.6668, - "globalplace__timing__setup__ws": -0.121275, - "globalplace_io__cpu__total": 0.49, - "globalplace_io__elapsed_seconds": 0.61, - "globalplace_io__mem__peak": 205332.0, - "globalplace_io__runtime__total": "0:00.61", - "globalplace_skip_io__cpu__total": 143.37, - "globalplace_skip_io__elapsed_seconds": 7.8, - "globalplace_skip_io__mem__peak": 280048.0, - "globalplace_skip_io__runtime__total": "0:07.80", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0179142, - "globalroute__clock__skew__setup": 0.0179142, - "globalroute__cpu__total": 1576.56, - "globalroute__design__core__area": 107807, - "globalroute__design__die__area": 109756, - "globalroute__design__instance__area": 91384.6, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 91384.6, - "globalroute__design__instance__count": 60568, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 28, - "globalroute__design__instance__count__stdcell": 60568, - "globalroute__design__instance__displacement__max": 9.76, - "globalroute__design__instance__displacement__mean": 0.0445, - "globalroute__design__instance__displacement__total": 2706.54, - "globalroute__design__instance__utilization": 0.847671, - "globalroute__design__instance__utilization__stdcell": 0.847671, - "globalroute__design__io": 49, - "globalroute__design__nets": 71600, - "globalroute__design__rows": 234, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "globalroute__design__sites": 405288, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 5823800.0, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 185.81, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 3883, - "globalroute__flow__warnings__count__DRT-0120": 1, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00496986, - "globalroute__global_route__fastroute__finalization_s": 0.0554645, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00289528, - "globalroute__global_route__fastroute__monotonic_s": 0.00557498, - "globalroute__global_route__fastroute__new_route_l_s": 0.00101497, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, - "globalroute__global_route__fastroute__route_l_s": 0.00144699, - "globalroute__global_route__fastroute__route_z_s": 9.265e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.0012925, - "globalroute__global_route__vias": 13235, - "globalroute__global_route__wirelength": 895090, - "globalroute__mem__peak": 1088932.0, - "globalroute__power__internal__total": 0.322227, - "globalroute__power__leakage__total": 0.00195742, - "globalroute__power__switching__total": 0.277153, - "globalroute__power__total": 0.601337, - "globalroute__route__net": 71568, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 511173, - "globalroute__runtime__total": "3:05.81", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.086285, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.411397, - "globalroute__timing__drv__setup_violation_count": 668, - "globalroute__timing__fmax": 896562000.0, - "globalroute__timing__fmax__clock__clk": 896562000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.014392, - "globalroute__timing__setup__tns": -47.4744, - "globalroute__timing__setup__ws": -0.115372, - "globalroute__utilizatin__before__dpl": 84.7671, - "placeopt__cpu__total": 30.73, - "placeopt__design__core__area": 107807, - "placeopt__design__die__area": 109756, - "placeopt__design__instance__area": 89594.4, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 89594.4, - "placeopt__design__instance__count": 59258, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 59258, - "placeopt__design__instance__utilization": 0.831066, - "placeopt__design__instance__utilization__stdcell": 0.831066, - "placeopt__design__io": 49, - "placeopt__design__nets": 70839, - "placeopt__design__rows": 234, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 234, - "placeopt__design__sites": 405288, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 405288, - "placeopt__elapsed_seconds": 18.95, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 391932.0, - "placeopt__power__internal__total": 0.308741, - "placeopt__power__leakage__total": 0.00190487, - "placeopt__power__switching__total": 0.235018, - "placeopt__power__total": 0.545664, - "placeopt__runtime__total": "0:18.95", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0326718, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.388945, - "placeopt__timing__drv__setup_violation_count": 657, - "placeopt__timing__fmax": 891842000.0, - "placeopt__timing__fmax__clock__clk": 891842000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.0324071, - "placeopt__timing__setup__tns": -45.6668, - "placeopt__timing__setup__ws": -0.121275, - "run__flow__design": "jpeg", - "run__flow__generate_date": "2026-06-17 08:02", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "872fa5a2-6210-4858-a489-671959fc4614", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "56c9540922259f15a1fffb9059112f37e4b738e5", - "synth__cpu__total": 38.13, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 86749, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 86749, - "synth__design__instance__count": 56230, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 56230, - "synth__design__io": 47, - "synth__design__nets": 68513, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 33.5, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 429656.0, - "synth__netlist__hash": "7c78f4d083cd663a3e077213ee11a8c23d7db0c6", - "synth__runtime__total": "0:33.50", - "total_elapsed_seconds": 540.48, - "total_time": "0:09:00.480000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/jpeg/rules-base.json b/flow/designs/nangate45/jpeg/rules-base.json index d40c595964..7c66ee8ab0 100644 --- a/flow/designs/nangate45/jpeg/rules-base.json +++ b/flow/designs/nangate45/jpeg/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 101701, + "value": 103034, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 68111, + "value": 68147, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 5923, + "value": 5926, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 5923, + "value": 5926, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.139, + "value": -0.147, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -40.0, + "value": -39.1, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.153, + "value": -0.165, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -50.0, + "value": -47.7, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 631144, + "value": 654704, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.151, + "value": -0.164, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -45.0, + "value": -43.5, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 103424, + "value": 105092, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/swerv/metadata-base-ok.json b/flow/designs/nangate45/swerv/metadata-base-ok.json deleted file mode 100644 index 9d66531318..0000000000 --- a/flow/designs/nangate45/swerv/metadata-base-ok.json +++ /dev/null @@ -1,521 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 1.7500", - "vclk_core_clock: 1.7500" - ], - "cts__clock__skew__hold": 0.041847, - "cts__clock__skew__setup": 0.041847, - "cts__cpu__total": 410.98, - "cts__design__core__area": 221831, - "cts__design__die__area": 232165, - "cts__design__instance__area": 158407, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 158407, - "cts__design__instance__count": 88398, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 4, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 63, - "cts__design__instance__count__stdcell": 88398, - "cts__design__instance__displacement__max": 7, - "cts__design__instance__displacement__mean": 0.0185, - "cts__design__instance__displacement__total": 1648.27, - "cts__design__instance__utilization": 0.714089, - "cts__design__instance__utilization__stdcell": 0.714089, - "cts__design__io": 2041, - "cts__design__nets": 101012, - "cts__design__rows": 336, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "cts__design__sites": 833952, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 2611220.0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 194.96, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 852340.0, - "cts__power__internal__total": 0.0888125, - "cts__power__leakage__total": 0.00309229, - "cts__power__switching__total": 0.047477, - "cts__power__total": 0.139382, - "cts__route__wirelength__estimated": 1647670.0, - "cts__runtime__total": "3:14.96", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 48, - "cts__timing__drv__max_cap_limit": -0.372396, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 3, - "cts__timing__drv__max_slew_limit": -0.120501, - "cts__timing__drv__setup_violation_count": 1671, - "cts__timing__fmax": 1023780000.0, - "cts__timing__fmax__clock__core_clock": 447057000.0, - "cts__timing__fmax__clock__vclk_core_clock": 1023780000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0152159, - "cts__timing__setup__tns": -357.893, - "cts__timing__setup__ws": -0.583337, - "cts__utilizatin__before__dpl": 71.4089, - "design__io__hpwl": 442144346, - "design__violations": 0, - "detailedplace__cpu__total": 81.61, - "detailedplace__design__core__area": 221831, - "detailedplace__design__die__area": 232165, - "detailedplace__design__instance__area": 154302, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 154302, - "detailedplace__design__instance__count": 85242, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 85242, - "detailedplace__design__instance__displacement__max": 6.1265, - "detailedplace__design__instance__displacement__mean": 0.909, - "detailedplace__design__instance__displacement__total": 77525.9, - "detailedplace__design__instance__utilization": 0.695584, - "detailedplace__design__instance__utilization__stdcell": 0.695584, - "detailedplace__design__io": 2041, - "detailedplace__design__nets": 99160, - "detailedplace__design__rows": 336, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "detailedplace__design__sites": 833952, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 126973000.0, - "detailedplace__dpl__hpwl__delta__percent": 4, - "detailedplace__elapsed_seconds": 57.01, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 727416.0, - "detailedplace__power__internal__total": 0.0752117, - "detailedplace__power__leakage__total": 0.00298234, - "detailedplace__power__switching__total": 0.0315774, - "detailedplace__power__total": 0.109771, - "detailedplace__route__wirelength__estimated": 1626650.0, - "detailedplace__runtime__total": "0:57.01", - "detailedplace__timing__drv__hold_violation_count": 69, - "detailedplace__timing__drv__max_cap": 55, - "detailedplace__timing__drv__max_cap_limit": -0.372782, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 3, - "detailedplace__timing__drv__max_slew_limit": -0.108132, - "detailedplace__timing__drv__setup_violation_count": 1618, - "detailedplace__timing__fmax": 1025000000.0, - "detailedplace__timing__fmax__clock__core_clock": 367513000.0, - "detailedplace__timing__fmax__clock__vclk_core_clock": 1025000000.0, - "detailedplace__timing__hold__tns": -1.30815, - "detailedplace__timing__hold__ws": -0.0465595, - "detailedplace__timing__setup__tns": -786.193, - "detailedplace__timing__setup__ws": -0.97099, - "detailedplace__utilizatin__before__dpl": 69.5584, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 3, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 35529, - "detailedroute__route__drc_errors__iter__1": 17577, - "detailedroute__route__drc_errors__iter__2": 16492, - "detailedroute__route__drc_errors__iter__3": 1385, - "detailedroute__route__drc_errors__iter__4": 120, - "detailedroute__route__drc_errors__iter__5": 17, - "detailedroute__route__drc_errors__iter__6": 11, - "detailedroute__route__drc_errors__iter__7": 11, - "detailedroute__route__drc_errors__iter__8": 0, - "detailedroute__route__net": 101266, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 767418, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 767418, - "detailedroute__route__wirelength": 2047819, - "detailedroute__route__wirelength__iter__0": 2062932, - "detailedroute__route__wirelength__iter__1": 2050735, - "detailedroute__route__wirelength__iter__2": 2047491, - "detailedroute__route__wirelength__iter__3": 2047749, - "detailedroute__route__wirelength__iter__4": 2047790, - "detailedroute__route__wirelength__iter__5": 2047821, - "detailedroute__route__wirelength__iter__6": 2047821, - "detailedroute__route__wirelength__iter__7": 2047821, - "detailedroute__route__wirelength__iter__8": 2047819, - "finish__clock__skew__hold": 0.0629761, - "finish__clock__skew__setup": 0.0629761, - "finish__cpu__total": 166.44, - "finish__design__core__area": 221831, - "finish__design__die__area": 232165, - "finish__design__instance__area": 159428, - "finish__design__instance__area__class__clock_buffer": 2854.98, - "finish__design__instance__area__class__clock_inverter": 464.702, - "finish__design__instance__area__class__fill_cell": 62403.1, - "finish__design__instance__area__class__inverter": 2066.29, - "finish__design__instance__area__class__multi_input_combinational_cell": 84165.1, - "finish__design__instance__area__class__sequential_cell": 60007.2, - "finish__design__instance__area__class__tap_cell": 313.614, - "finish__design__instance__area__class__timing_repair_buffer": 9556.32, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 159428, - "finish__design__instance__count": 158628, - "finish__design__instance__count__class__clock_buffer": 2383, - "finish__design__instance__count__class__clock_inverter": 702, - "finish__design__instance__count__class__fill_cell": 69974, - "finish__design__instance__count__class__inverter": 3855, - "finish__design__instance__count__class__multi_input_combinational_cell": 59679, - "finish__design__instance__count__class__sequential_cell": 11274, - "finish__design__instance__count__class__tap_cell": 1179, - "finish__design__instance__count__class__timing_repair_buffer": 9582, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 88654, - "finish__design__instance__utilization": 0.718691, - "finish__design__instance__utilization__stdcell": 0.718691, - "finish__design__io": 2041, - "finish__design__nets": 101268, - "finish__design__rows": 336, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "finish__design__sites": 833952, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09644, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00311239, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0209337, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0121041, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.07907, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0121041, - "finish__elapsed_seconds": 112.11, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 2038360.0, - "finish__power__internal__total": 0.0894562, - "finish__power__leakage__total": 0.0031347, - "finish__power__switching__total": 0.0509646, - "finish__power__total": 0.143556, - "finish__runtime__total": "1:52.11", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 52, - "finish__timing__drv__max_cap_limit": -0.182833, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.170966, - "finish__timing__drv__setup_violation_count": 1874, - "finish__timing__fmax": 1029610000.0, - "finish__timing__fmax__clock__core_clock": 449485000.0, - "finish__timing__fmax__clock__vclk_core_clock": 1029610000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.0229468, - "finish__timing__setup__tns": -472.808, - "finish__timing__setup__ws": -0.58943, - "finish__timing__wns_percent_delay": -25.087256, - "finish_merge__cpu__total": 5.89, - "finish_merge__elapsed_seconds": 6.32, - "finish_merge__mem__peak": 828920.0, - "finish_merge__runtime__total": "0:06.32", - "floorplan__cpu__total": 205.29, - "floorplan__design__core__area": 221831, - "floorplan__design__die__area": 232165, - "floorplan__design__instance__area": 144879, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 144879, - "floorplan__design__instance__count": 75069, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 75069, - "floorplan__design__instance__utilization": 0.653105, - "floorplan__design__instance__utilization__stdcell": 0.653105, - "floorplan__design__io": 2039, - "floorplan__design__nets": 90191, - "floorplan__design__rows": 336, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "floorplan__design__sites": 833952, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "floorplan__elapsed_seconds": 192.74, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 492644.0, - "floorplan__power__internal__total": 0.0762127, - "floorplan__power__leakage__total": 0.00267221, - "floorplan__power__switching__total": 0.0177102, - "floorplan__power__total": 0.0965951, - "floorplan__runtime__total": "3:12.74", - "floorplan__timing__fmax": 81016600.0, - "floorplan__timing__fmax__clock__core_clock": 69706100.0, - "floorplan__timing__fmax__clock__vclk_core_clock": 81016600.0, - "floorplan__timing__hold__tns": -24540.3, - "floorplan__timing__hold__ws": -2.25381, - "floorplan__timing__setup__tns": -147069, - "floorplan__timing__setup__ws": -12.8525, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__GPL-0302": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 983.12, - "globalplace__design__core__area": 221831, - "globalplace__design__die__area": 232165, - "globalplace__design__instance__area": 154332, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 154332, - "globalplace__design__instance__count": 85234, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 85234, - "globalplace__design__instance__utilization": 0.695717, - "globalplace__design__instance__utilization__stdcell": 0.695717, - "globalplace__design__io": 2041, - "globalplace__design__nets": 99179, - "globalplace__design__rows": 336, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "globalplace__design__sites": 833952, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "globalplace__elapsed_seconds": 163.68, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 3, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 3, - "globalplace__mem__peak": 1265632.0, - "globalplace__power__internal__total": 0.0751968, - "globalplace__power__leakage__total": 0.00298216, - "globalplace__power__switching__total": 0.0317559, - "globalplace__power__total": 0.109935, - "globalplace__runtime__total": "2:43.68", - "globalplace__timing__fmax": 1026480000.0, - "globalplace__timing__fmax__clock__core_clock": 450379000.0, - "globalplace__timing__fmax__clock__vclk_core_clock": 1026480000.0, - "globalplace__timing__hold__tns": -1.10582, - "globalplace__timing__hold__ws": -0.03693, - "globalplace__timing__setup__tns": -384.555, - "globalplace__timing__setup__ws": -0.711226, - "globalplace_io__cpu__total": 0.96, - "globalplace_io__elapsed_seconds": 1.13, - "globalplace_io__mem__peak": 266708.0, - "globalplace_io__runtime__total": "0:01.13", - "globalplace_skip_io__cpu__total": 213.7, - "globalplace_skip_io__elapsed_seconds": 13.18, - "globalplace_skip_io__mem__peak": 394604.0, - "globalplace_skip_io__runtime__total": "0:13.18", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0635283, - "globalroute__clock__skew__setup": 0.0635283, - "globalroute__cpu__total": 2468.36, - "globalroute__design__core__area": 221831, - "globalroute__design__die__area": 232165, - "globalroute__design__instance__area": 159428, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 159428, - "globalroute__design__instance__count": 88654, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 93, - "globalroute__design__instance__count__stdcell": 88654, - "globalroute__design__instance__displacement__max": 12.98, - "globalroute__design__instance__displacement__mean": 0.0295, - "globalroute__design__instance__displacement__total": 2635.17, - "globalroute__design__instance__utilization": 0.718691, - "globalroute__design__instance__utilization__stdcell": 0.718691, - "globalroute__design__io": 2041, - "globalroute__design__nets": 101268, - "globalroute__design__rows": 336, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "globalroute__design__sites": 833952, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 4804640.0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 299.64, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 10680, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__GRT-0273": 1, - "globalroute__flow__warnings__count__GRT-0297": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 8, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0107375, - "globalroute__global_route__fastroute__finalization_s": 0.501499, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.0058568, - "globalroute__global_route__fastroute__monotonic_s": 0.0260565, - "globalroute__global_route__fastroute__new_route_l_s": 0.00280785, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.100585, - "globalroute__global_route__fastroute__route_l_s": 0.00451142, - "globalroute__global_route__fastroute__route_z_s": 0.00054001, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.00334938, - "globalroute__global_route__vias": 23948, - "globalroute__global_route__wirelength": 2751786, - "globalroute__mem__peak": 2101904.0, - "globalroute__power__internal__total": 0.0894661, - "globalroute__power__leakage__total": 0.0031347, - "globalroute__power__switching__total": 0.0518429, - "globalroute__power__total": 0.144444, - "globalroute__route__net": 101010, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 1656120.0, - "globalroute__runtime__total": "4:59.64", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 7, - "globalroute__timing__drv__max_cap_limit": -1.76053, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 1, - "globalroute__timing__drv__max_slew_limit": -0.863809, - "globalroute__timing__drv__setup_violation_count": 1883, - "globalroute__timing__fmax": 1039640000.0, - "globalroute__timing__fmax__clock__core_clock": 449912000.0, - "globalroute__timing__fmax__clock__vclk_core_clock": 1039640000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0235098, - "globalroute__timing__setup__tns": -468.081, - "globalroute__timing__setup__ws": -0.631218, - "globalroute__utilizatin__before__dpl": 71.8691, - "placeopt__cpu__total": 444.94, - "placeopt__design__core__area": 221831, - "placeopt__design__die__area": 232165, - "placeopt__design__instance__area": 154302, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 154302, - "placeopt__design__instance__count": 85242, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 85242, - "placeopt__design__instance__count__swapped_arithmetic_operator": 2, - "placeopt__design__instance__utilization": 0.695584, - "placeopt__design__instance__utilization__stdcell": 0.695584, - "placeopt__design__io": 2041, - "placeopt__design__nets": 99160, - "placeopt__design__rows": 336, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 336, - "placeopt__design__sites": 833952, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 833952, - "placeopt__elapsed_seconds": 69.94, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 2, - "placeopt__flow__warnings__count__ODB-0453": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 747192.0, - "placeopt__power__internal__total": 0.0751542, - "placeopt__power__leakage__total": 0.00298234, - "placeopt__power__switching__total": 0.0318139, - "placeopt__power__total": 0.10995, - "placeopt__runtime__total": "1:09.94", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 32, - "placeopt__timing__drv__max_cap": 1, - "placeopt__timing__drv__max_cap_limit": -0.0419675, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.333902, - "placeopt__timing__drv__setup_violation_count": 1128, - "placeopt__timing__fmax": 1026480000.0, - "placeopt__timing__fmax__clock__core_clock": 448849000.0, - "placeopt__timing__fmax__clock__vclk_core_clock": 1026480000.0, - "placeopt__timing__hold__tns": -1.10582, - "placeopt__timing__hold__ws": -0.03693, - "placeopt__timing__setup__tns": -389.997, - "placeopt__timing__setup__ws": -0.711226, - "run__flow__design": "swerv", - "run__flow__generate_date": "2026-06-17 08:21", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "36914da4-c2f6-4abb-8641-d60d069bf2d1", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "f629e4aa498e447379b68ffc9cdb766011e285b4", - "synth__cpu__total": 306.97, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 144709, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 144709, - "synth__design__instance__count": 74754, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 74754, - "synth__design__io": 2039, - "synth__design__nets": 89876, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 267.38, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 1287988.0, - "synth__netlist__hash": "506af1f9684109c71fdfad3ca8b29cc6d34b36ed", - "synth__runtime__total": "4:27.38", - "total_elapsed_seconds": 1378.09, - "total_time": "0:22:58.090000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/swerv/rules-base.json b/flow/designs/nangate45/swerv/rules-base.json index 9a30cb0e4b..c1a8208649 100644 --- a/flow/designs/nangate45/swerv/rules-base.json +++ b/flow/designs/nangate45/swerv/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 177859, + "value": 177447, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 98426, + "value": 98028, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 8559, + "value": 8524, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 8559, + "value": 8524, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -1.06, + "value": -0.671, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -497.0, + "value": -358.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -1.07, + "value": -0.719, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -530.0, + "value": -562.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 2365053, + "value": 2354992, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -86,15 +86,15 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 102, + "value": 101, "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.04, + "value": -0.677, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -609.0, + "value": -473.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 183574, + "value": 183342, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json b/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json deleted file mode 100644 index 658fd7703f..0000000000 --- a/flow/designs/nangate45/swerv_wrapper/metadata-base-ok.json +++ /dev/null @@ -1,507 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 2.0000", - "vclk_core_clock: 2.0000" - ], - "cts__clock__skew__hold": 0.0653423, - "cts__clock__skew__setup": 0.0653423, - "cts__cpu__total": 272.89, - "cts__design__core__area": 1056660.0, - "cts__design__die__area": 1100000.0, - "cts__design__instance__area": 638355, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 471245, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 167111, - "cts__design__instance__count": 99632, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 5, - "cts__design__instance__count__macros": 28, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 48, - "cts__design__instance__count__stdcell": 99604, - "cts__design__instance__displacement__max": 3.1575, - "cts__design__instance__displacement__mean": 0.0045, - "cts__design__instance__displacement__total": 466.464, - "cts__design__instance__utilization": 0.604124, - "cts__design__instance__utilization__stdcell": 0.285455, - "cts__design__io": 1418, - "cts__design__nets": 106657, - "cts__design__rows": 2987, - "cts__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "cts__design__sites": 2082359, - "cts__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 666092, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 172.62, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 1052236.0, - "cts__power__internal__total": 0.181064, - "cts__power__leakage__total": 0.0240215, - "cts__power__switching__total": 0.0618431, - "cts__power__total": 0.266929, - "cts__route__wirelength__estimated": 3213120.0, - "cts__runtime__total": "2:52.62", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 3, - "cts__timing__drv__max_cap_limit": -0.211757, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.199112, - "cts__timing__drv__setup_violation_count": 1578, - "cts__timing__fmax": 445583000.0, - "cts__timing__fmax__clock__core_clock": 445583000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.0115824, - "cts__timing__setup__tns": -222.612, - "cts__timing__setup__ws": -0.244251, - "cts__utilizatin__before__dpl": 60.4124, - "design__io__hpwl": 1106130663, - "design__violations": 0, - "detailedplace__cpu__total": 63.02, - "detailedplace__design__core__area": 1056660.0, - "detailedplace__design__die__area": 1100000.0, - "detailedplace__design__instance__area": 634048, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 471245, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 162803, - "detailedplace__design__instance__count": 96354, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 28, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 96326, - "detailedplace__design__instance__displacement__max": 98.9035, - "detailedplace__design__instance__displacement__mean": 0.8585, - "detailedplace__design__instance__displacement__total": 82737.1, - "detailedplace__design__instance__utilization": 0.600048, - "detailedplace__design__instance__utilization__stdcell": 0.278098, - "detailedplace__design__io": 1418, - "detailedplace__design__nets": 104726, - "detailedplace__design__rows": 2987, - "detailedplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "detailedplace__design__sites": 2082359, - "detailedplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 89053200.0, - "detailedplace__dpl__hpwl__delta__percent": 1, - "detailedplace__elapsed_seconds": 49.13, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 994364.0, - "detailedplace__power__internal__total": 0.168974, - "detailedplace__power__leakage__total": 0.0239075, - "detailedplace__power__switching__total": 0.0458074, - "detailedplace__power__total": 0.238689, - "detailedplace__route__wirelength__estimated": 3207840.0, - "detailedplace__runtime__total": "0:49.13", - "detailedplace__timing__drv__hold_violation_count": 33, - "detailedplace__timing__drv__max_cap": 3, - "detailedplace__timing__drv__max_cap_limit": -0.212882, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.198402, - "detailedplace__timing__drv__setup_violation_count": 1589, - "detailedplace__timing__fmax": 405598000.0, - "detailedplace__timing__fmax__clock__core_clock": 405598000.0, - "detailedplace__timing__hold__tns": -1.21687, - "detailedplace__timing__hold__ws": -0.0566967, - "detailedplace__timing__setup__tns": -450.399, - "detailedplace__timing__setup__ws": -0.465495, - "detailedplace__utilizatin__before__dpl": 60.0048, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 3, - "detailedroute__flow__warnings__count__GRT-0246": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 30753, - "detailedroute__route__drc_errors__iter__1": 11297, - "detailedroute__route__drc_errors__iter__2": 10426, - "detailedroute__route__drc_errors__iter__3": 450, - "detailedroute__route__drc_errors__iter__4": 17, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 106692, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 792786, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 792786, - "detailedroute__route__wirelength": 3645284, - "detailedroute__route__wirelength__iter__0": 3658936, - "detailedroute__route__wirelength__iter__1": 3647202, - "detailedroute__route__wirelength__iter__2": 3644535, - "detailedroute__route__wirelength__iter__3": 3645318, - "detailedroute__route__wirelength__iter__4": 3645297, - "detailedroute__route__wirelength__iter__5": 3645284, - "finish__clock__skew__hold": 0.0985266, - "finish__clock__skew__setup": 0.0985266, - "finish__cpu__total": 137.89, - "finish__design__core__area": 1056660.0, - "finish__design__die__area": 1100000.0, - "finish__design__instance__area": 638579, - "finish__design__instance__area__class__clock_buffer": 2989.57, - "finish__design__instance__area__class__clock_inverter": 523.754, - "finish__design__instance__area__class__fill_cell": 386573, - "finish__design__instance__area__class__inverter": 2013.09, - "finish__design__instance__area__class__macro": 471245, - "finish__design__instance__area__class__multi_input_combinational_cell": 87303.1, - "finish__design__instance__area__class__sequential_cell": 60220.5, - "finish__design__instance__area__class__tap_cell": 1985.16, - "finish__design__instance__area__class__timing_repair_buffer": 12299.6, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 471245, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 167335, - "finish__design__instance__count": 250814, - "finish__design__instance__count__class__clock_buffer": 2481, - "finish__design__instance__count__class__clock_inverter": 736, - "finish__design__instance__count__class__fill_cell": 151145, - "finish__design__instance__count__class__inverter": 3766, - "finish__design__instance__count__class__macro": 28, - "finish__design__instance__count__class__multi_input_combinational_cell": 61895, - "finish__design__instance__count__class__sequential_cell": 11308, - "finish__design__instance__count__class__tap_cell": 7463, - "finish__design__instance__count__class__timing_repair_buffer": 11992, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 28, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 99641, - "finish__design__instance__utilization": 0.604336, - "finish__design__instance__utilization__stdcell": 0.285838, - "finish__design__io": 1418, - "finish__design__nets": 106694, - "finish__design__rows": 2987, - "finish__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "finish__design__sites": 2082359, - "finish__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.09838, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00161679, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0170009, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.0186787, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.083, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.0186787, - "finish__elapsed_seconds": 103.61, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 2375388.0, - "finish__power__internal__total": 0.181393, - "finish__power__leakage__total": 0.0240305, - "finish__power__switching__total": 0.0650711, - "finish__power__total": 0.270495, - "finish__runtime__total": "1:43.61", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 26, - "finish__timing__drv__max_cap_limit": -0.15988, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.232313, - "finish__timing__drv__setup_violation_count": 1797, - "finish__timing__fmax": 444469000.0, - "finish__timing__fmax__clock__core_clock": 444469000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.015079, - "finish__timing__setup__tns": -246.898, - "finish__timing__setup__ws": -0.249878, - "finish__timing__wns_percent_delay": -9.355346, - "finish_merge__cpu__total": 5.26, - "finish_merge__elapsed_seconds": 5.43, - "finish_merge__mem__peak": 903816.0, - "finish_merge__runtime__total": "0:05.43", - "floorplan__cpu__total": 146.22, - "floorplan__design__core__area": 1056660.0, - "floorplan__design__die__area": 1100000.0, - "floorplan__design__instance__area": 619048, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 471245, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 147803, - "floorplan__design__instance__count": 77375, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 28, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 77347, - "floorplan__design__instance__utilization": 0.585852, - "floorplan__design__instance__utilization__stdcell": 0.252475, - "floorplan__design__io": 1416, - "floorplan__design__nets": 93208, - "floorplan__design__rows": 699, - "floorplan__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 699, - "floorplan__design__sites": 3972417, - "floorplan__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 3972417, - "floorplan__elapsed_seconds": 139.61, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 3, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 3, - "floorplan__mem__peak": 502508.0, - "floorplan__power__internal__total": 0.167737, - "floorplan__power__leakage__total": 0.0234333, - "floorplan__power__switching__total": 0.0196611, - "floorplan__power__total": 0.210831, - "floorplan__runtime__total": "2:19.61", - "floorplan__timing__fmax": 69489600.0, - "floorplan__timing__fmax__clock__core_clock": 69489600.0, - "floorplan__timing__hold__tns": -24692.4, - "floorplan__timing__hold__ws": -2.26075, - "floorplan__timing__setup__tns": -145642, - "floorplan__timing__setup__ws": -12.6972, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 1146.09, - "globalplace__design__core__area": 1056660.0, - "globalplace__design__die__area": 1100000.0, - "globalplace__design__instance__area": 633936, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 471245, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 162691, - "globalplace__design__instance__count": 96288, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 28, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 96260, - "globalplace__design__instance__utilization": 0.599942, - "globalplace__design__instance__utilization__stdcell": 0.277906, - "globalplace__design__io": 1418, - "globalplace__design__nets": 104660, - "globalplace__design__rows": 2987, - "globalplace__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "globalplace__design__sites": 2082359, - "globalplace__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "globalplace__elapsed_seconds": 154.96, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 1447376.0, - "globalplace__power__internal__total": 0.168593, - "globalplace__power__leakage__total": 0.0239029, - "globalplace__power__switching__total": 0.0453206, - "globalplace__power__total": 0.237817, - "globalplace__runtime__total": "2:34.96", - "globalplace__timing__fmax": 390815000.0, - "globalplace__timing__fmax__clock__core_clock": 390815000.0, - "globalplace__timing__hold__tns": -1.21535, - "globalplace__timing__hold__ws": -0.0567172, - "globalplace__timing__setup__tns": -493.391, - "globalplace__timing__setup__ws": -0.558756, - "globalplace_io__cpu__total": 0.68, - "globalplace_io__elapsed_seconds": 0.72, - "globalplace_io__mem__peak": 278836.0, - "globalplace_io__runtime__total": "0:00.72", - "globalplace_skip_io__cpu__total": 153.46, - "globalplace_skip_io__elapsed_seconds": 8.74, - "globalplace_skip_io__mem__peak": 434012.0, - "globalplace_skip_io__runtime__total": "0:08.74", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.0835759, - "globalroute__clock__skew__setup": 0.0835759, - "globalroute__cpu__total": 1819.58, - "globalroute__design__core__area": 1056660.0, - "globalroute__design__die__area": 1100000.0, - "globalroute__design__instance__area": 638579, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 471245, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 167335, - "globalroute__design__instance__count": 99669, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 28, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 17, - "globalroute__design__instance__count__stdcell": 99641, - "globalroute__design__instance__displacement__max": 2.8, - "globalroute__design__instance__displacement__mean": 0.001, - "globalroute__design__instance__displacement__total": 131.19, - "globalroute__design__instance__utilization": 0.604336, - "globalroute__design__instance__utilization__stdcell": 0.285838, - "globalroute__design__io": 1418, - "globalroute__design__nets": 106694, - "globalroute__design__rows": 2987, - "globalroute__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "globalroute__design__sites": 2082359, - "globalroute__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 200185, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 247.58, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 10713, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0246": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 1001, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000844217, - "globalroute__global_route__fastroute__finalization_s": 0.053028, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000485669, - "globalroute__global_route__fastroute__monotonic_s": 0.0106842, - "globalroute__global_route__fastroute__new_route_l_s": 0.000240811, - "globalroute__global_route__fastroute__overflow_iterations_s": 5.51e-07, - "globalroute__global_route__fastroute__route_l_s": 0.000452469, - "globalroute__global_route__fastroute__route_z_s": 5.6124e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.000290947, - "globalroute__global_route__vias": 2167, - "globalroute__global_route__wirelength": 4472151, - "globalroute__mem__peak": 2638572.0, - "globalroute__power__internal__total": 0.181398, - "globalroute__power__leakage__total": 0.0240305, - "globalroute__power__switching__total": 0.0659422, - "globalroute__power__total": 0.27137, - "globalroute__route__net": 106655, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 3213800.0, - "globalroute__runtime__total": "4:07.58", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": -0.0214046, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.346245, - "globalroute__timing__drv__setup_violation_count": 1774, - "globalroute__timing__fmax": 443052000.0, - "globalroute__timing__fmax__clock__core_clock": 443052000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.0150607, - "globalroute__timing__setup__tns": -265.417, - "globalroute__timing__setup__ws": -0.25707, - "globalroute__utilizatin__before__dpl": 60.4336, - "macro_place__wirelength": 1857690.0, - "placeopt__cpu__total": 63.95, - "placeopt__design__core__area": 1056660.0, - "placeopt__design__die__area": 1100000.0, - "placeopt__design__instance__area": 634048, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 471245, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 162803, - "placeopt__design__instance__count": 96354, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 28, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 96326, - "placeopt__design__instance__count__swapped_arithmetic_operator": 0, - "placeopt__design__instance__utilization": 0.600048, - "placeopt__design__instance__utilization__stdcell": 0.278098, - "placeopt__design__io": 1418, - "placeopt__design__nets": 104726, - "placeopt__design__rows": 2987, - "placeopt__design__rows__FreePDK45_38x28_10R_NP_162NW_34O": 2987, - "placeopt__design__sites": 2082359, - "placeopt__design__sites__FreePDK45_38x28_10R_NP_162NW_34O": 2082359, - "placeopt__elapsed_seconds": 43.95, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 3, - "placeopt__flow__warnings__count__ODB-0453": 2, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 638204.0, - "placeopt__power__internal__total": 0.168975, - "placeopt__power__leakage__total": 0.0239075, - "placeopt__power__switching__total": 0.0459351, - "placeopt__power__total": 0.238818, - "placeopt__runtime__total": "0:43.95", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 33, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0116782, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.339744, - "placeopt__timing__drv__setup_violation_count": 1669, - "placeopt__timing__fmax": 390815000.0, - "placeopt__timing__fmax__clock__core_clock": 390815000.0, - "placeopt__timing__hold__tns": -1.21535, - "placeopt__timing__hold__ws": -0.0567172, - "placeopt__timing__setup__tns": -493.027, - "placeopt__timing__setup__ws": -0.558756, - "run__flow__design": "swerv_wrapper", - "run__flow__generate_date": "2026-06-17 08:03", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "nangate45", - "run__flow__platform__capacitance_units": "1fF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "bbe107a4-ca7e-4743-b3af-16c08e28c67b", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "0d7fee749bac759eb10f6fde45e2dcfb0c8f5840", - "synth__cpu__total": 249.65, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 618863, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 471245, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 147618, - "synth__design__instance__count": 77032, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 28, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 77004, - "synth__design__io": 1416, - "synth__design__nets": 92865, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 214.0, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 1628512.0, - "synth__netlist__hash": "ddafe53bb7b23bf02ed07f5f4876904c136c982b", - "synth__runtime__total": "3:34.00", - "total_elapsed_seconds": 1140.35, - "total_time": "0:19:00.350000" -} \ No newline at end of file diff --git a/flow/designs/nangate45/swerv_wrapper/rules-base.json b/flow/designs/nangate45/swerv_wrapper/rules-base.json index 31ba40d221..d4440c2315 100644 --- a/flow/designs/nangate45/swerv_wrapper/rules-base.json +++ b/flow/designs/nangate45/swerv_wrapper/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 712000.0, + "value": 170000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 726502, + "value": 729155, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 108442, + "value": 110775, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 9430, + "value": 9633, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 9430, + "value": 9633, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.308, + "value": -0.344, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -230.0, + "value": -223.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -54,15 +54,15 @@ "compare": ">=" }, "globalroute__antenna_diodes_count": { - "value": 106, + "value": 107, "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.34, + "value": -0.357, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -270.0, + "value": -266.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 4392381, + "value": 4192077, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -86,15 +86,15 @@ "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 106, + "value": 107, "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.296, + "value": -0.35, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -250.0, + "value": -247.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 731983, + "value": 734366, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hd/aes/metadata-base-ok.json b/flow/designs/sky130hd/aes/metadata-base-ok.json deleted file mode 100644 index ce4e5ecef7..0000000000 --- a/flow/designs/sky130hd/aes/metadata-base-ok.json +++ /dev/null @@ -1,541 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 3.6000", - "vclk_clk: 3.6000" - ], - "cts__clock__skew__hold": 0.0723845, - "cts__clock__skew__setup": 0.0723845, - "cts__cpu__total": 25.38, - "cts__design__core__area": 220156, - "cts__design__die__area": 225806, - "cts__design__instance__area": 120875, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 120875, - "cts__design__instance__count": 17922, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 27, - "cts__design__instance__count__stdcell": 17922, - "cts__design__instance__displacement__max": 19.54, - "cts__design__instance__displacement__mean": 0.077, - "cts__design__instance__displacement__total": 1390.58, - "cts__design__instance__utilization": 0.549041, - "cts__design__instance__utilization__stdcell": 0.549041, - "cts__design__io": 390, - "cts__design__nets": 15136, - "cts__design__rows": 172, - "cts__design__rows__unithd": 172, - "cts__design__sites": 175956, - "cts__design__sites__unithd": 175956, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 1186350.0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 16.09, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 239800.0, - "cts__power__internal__total": 0.216331, - "cts__power__leakage__total": 4.75592e-08, - "cts__power__switching__total": 0.286586, - "cts__power__total": 0.502917, - "cts__route__wirelength__estimated": 447417, - "cts__runtime__total": "0:16.09", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.602738, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.328175, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 278051000.0, - "cts__timing__fmax__clock__clk": 278051000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.498325, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.00353539, - "cts__utilizatin__before__dpl": 54.9041, - "design__io__hpwl": 73691349, - "design__violations": 0, - "detailedplace__cpu__total": 11.33, - "detailedplace__design__core__area": 220156, - "detailedplace__design__die__area": 225806, - "detailedplace__design__instance__area": 115902, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 115902, - "detailedplace__design__instance__count": 17698, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 17698, - "detailedplace__design__instance__displacement__max": 24.714, - "detailedplace__design__instance__displacement__mean": 1.761, - "detailedplace__design__instance__displacement__total": 31183.6, - "detailedplace__design__instance__utilization": 0.526455, - "detailedplace__design__instance__utilization__stdcell": 0.526455, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 15005, - "detailedplace__design__rows": 172, - "detailedplace__design__rows__unithd": 172, - "detailedplace__design__sites": 175956, - "detailedplace__design__sites__unithd": 175956, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 19179700.0, - "detailedplace__dpl__hpwl__delta__percent": 4, - "detailedplace__elapsed_seconds": 8.89, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 222288.0, - "detailedplace__power__internal__total": 0.207418, - "detailedplace__power__leakage__total": 4.53839e-08, - "detailedplace__power__switching__total": 0.276636, - "detailedplace__power__total": 0.484054, - "detailedplace__route__wirelength__estimated": 465693, - "detailedplace__runtime__total": "0:08.89", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.0661073, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.0757128, - "detailedplace__timing__drv__setup_violation_count": 102, - "detailedplace__timing__fmax": 218161000.0, - "detailedplace__timing__fmax__clock__clk": 218161000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.464896, - "detailedplace__timing__setup__tns": -27.8874, - "detailedplace__timing__setup__ws": -0.983775, - "detailedplace__utilizatin__before__dpl": 52.6455, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 23, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 13, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__GRT-0243": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00011831, - "detailedroute__global_route__fastroute__finalization_s": 0.00798785, - "detailedroute__global_route__fastroute__initial_rsmt_s": 9.293e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00199638, - "detailedroute__global_route__fastroute__new_route_l_s": 3.155e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 4.4e-07, - "detailedroute__global_route__fastroute__route_l_s": 0.00015698, - "detailedroute__global_route__fastroute__route_z_s": 2.831e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 3.438e-05, - "detailedroute__global_route__vias": 241, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 546, - "detailedroute__route__drc_errors__iter__1": 225, - "detailedroute__route__drc_errors__iter__10": 20, - "detailedroute__route__drc_errors__iter__11": 7, - "detailedroute__route__drc_errors__iter__12": 3, - "detailedroute__route__drc_errors__iter__13": 3, - "detailedroute__route__drc_errors__iter__14": 1, - "detailedroute__route__drc_errors__iter__15": 1, - "detailedroute__route__drc_errors__iter__16": 0, - "detailedroute__route__drc_errors__iter__2": 138, - "detailedroute__route__drc_errors__iter__3": 31, - "detailedroute__route__drc_errors__iter__4": 14, - "detailedroute__route__drc_errors__iter__5": 14, - "detailedroute__route__drc_errors__iter__6": 0, - "detailedroute__route__drc_errors__iter__7": 57, - "detailedroute__route__drc_errors__iter__8": 39, - "detailedroute__route__drc_errors__iter__9": 36, - "detailedroute__route__net": 15210, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 126847, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 126847, - "detailedroute__route__wirelength": 576574, - "detailedroute__route__wirelength__iter__0": 576795, - "detailedroute__route__wirelength__iter__1": 576656, - "detailedroute__route__wirelength__iter__10": 576783, - "detailedroute__route__wirelength__iter__11": 576788, - "detailedroute__route__wirelength__iter__12": 576788, - "detailedroute__route__wirelength__iter__13": 576788, - "detailedroute__route__wirelength__iter__14": 576792, - "detailedroute__route__wirelength__iter__15": 576792, - "detailedroute__route__wirelength__iter__16": 576793, - "detailedroute__route__wirelength__iter__2": 576583, - "detailedroute__route__wirelength__iter__3": 576560, - "detailedroute__route__wirelength__iter__4": 576567, - "detailedroute__route__wirelength__iter__5": 576567, - "detailedroute__route__wirelength__iter__6": 576574, - "detailedroute__route__wirelength__iter__7": 576741, - "detailedroute__route__wirelength__iter__8": 576765, - "detailedroute__route__wirelength__iter__9": 576760, - "detailedroute__utilizatin__before__dpl": 56.355, - "finish__clock__skew__hold": 0.0632108, - "finish__clock__skew__setup": 0.0632108, - "finish__cpu__total": 15.76, - "finish__design__core__area": 220156, - "finish__design__die__area": 225806, - "finish__design__instance__area": 124069, - "finish__design__instance__area__class__antenna_cell": 117.613, - "finish__design__instance__area__class__clock_buffer": 2598.74, - "finish__design__instance__area__class__clock_inverter": 1152.36, - "finish__design__instance__area__class__fill_cell": 96087.2, - "finish__design__instance__area__class__inverter": 147.642, - "finish__design__instance__area__class__multi_input_combinational_cell": 70595.2, - "finish__design__instance__area__class__sequential_cell": 12657.1, - "finish__design__instance__area__class__tap_cell": 3701.05, - "finish__design__instance__area__class__timing_repair_buffer": 33099.2, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 124069, - "finish__design__instance__count": 37936, - "finish__design__instance__count__class__antenna_cell": 47, - "finish__design__instance__count__class__clock_buffer": 106, - "finish__design__instance__count__class__clock_inverter": 90, - "finish__design__instance__count__class__fill_cell": 19891, - "finish__design__instance__count__class__inverter": 38, - "finish__design__instance__count__class__multi_input_combinational_cell": 10546, - "finish__design__instance__count__class__sequential_cell": 562, - "finish__design__instance__count__class__tap_cell": 2958, - "finish__design__instance__count__class__timing_repair_buffer": 3698, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 18045, - "finish__design__instance__utilization": 0.56355, - "finish__design__instance__utilization__stdcell": 0.56355, - "finish__design__io": 390, - "finish__design__nets": 15212, - "finish__design__rows": 172, - "finish__design__rows__unithd": 172, - "finish__design__sites": 175956, - "finish__design__sites__unithd": 175956, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79948, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000507746, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00248271, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00220804, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79752, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00220804, - "finish__elapsed_seconds": 12.04, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 469976.0, - "finish__power__internal__total": 0.224927, - "finish__power__leakage__total": 4.84984e-08, - "finish__power__switching__total": 0.323061, - "finish__power__total": 0.547988, - "finish__runtime__total": "0:12.04", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.533736, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.222577, - "finish__timing__drv__setup_violation_count": 26, - "finish__timing__fmax": 260065000.0, - "finish__timing__fmax__clock__clk": 260065000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.493251, - "finish__timing__setup__tns": -1.6558, - "finish__timing__setup__ws": -0.245197, - "finish__timing__wns_percent_delay": -5.430786, - "finish_merge__cpu__total": 2.21, - "finish_merge__elapsed_seconds": 2.52, - "finish_merge__mem__peak": 516860.0, - "finish_merge__runtime__total": "0:02.52", - "floorplan__cpu__total": 2.12, - "floorplan__design__core__area": 220156, - "floorplan__design__die__area": 225806, - "floorplan__design__instance__area": 77707, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 77707, - "floorplan__design__instance__count": 11141, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 11141, - "floorplan__design__instance__utilization": 0.352963, - "floorplan__design__instance__utilization__stdcell": 0.352963, - "floorplan__design__io": 388, - "floorplan__design__nets": 11404, - "floorplan__design__rows": 172, - "floorplan__design__rows__unithd": 172, - "floorplan__design__sites": 175956, - "floorplan__design__sites__unithd": 175956, - "floorplan__elapsed_seconds": 1.62, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 169920.0, - "floorplan__power__internal__total": 0.0947989, - "floorplan__power__leakage__total": 2.61921e-08, - "floorplan__power__switching__total": 0.104852, - "floorplan__power__total": 0.199651, - "floorplan__runtime__total": "0:01.62", - "floorplan__timing__fmax": 102519000.0, - "floorplan__timing__fmax__clock__clk": 102519000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.429646, - "floorplan__timing__setup__tns": -807.012, - "floorplan__timing__setup__ws": -6.15425, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 148.27, - "globalplace__design__core__area": 220156, - "globalplace__design__die__area": 225806, - "globalplace__design__instance__area": 115902, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 115902, - "globalplace__design__instance__count": 17698, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 17698, - "globalplace__design__instance__utilization": 0.526455, - "globalplace__design__instance__utilization__stdcell": 0.526455, - "globalplace__design__io": 390, - "globalplace__design__nets": 15005, - "globalplace__design__rows": 172, - "globalplace__design__rows__unithd": 172, - "globalplace__design__sites": 175956, - "globalplace__design__sites__unithd": 175956, - "globalplace__elapsed_seconds": 19.61, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 384776.0, - "globalplace__power__internal__total": 0.207499, - "globalplace__power__leakage__total": 4.53839e-08, - "globalplace__power__switching__total": 0.283817, - "globalplace__power__total": 0.491316, - "globalplace__runtime__total": "0:19.61", - "globalplace__timing__fmax": 215415000.0, - "globalplace__timing__fmax__clock__clk": 215415000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.443188, - "globalplace__timing__setup__tns": -31.4763, - "globalplace__timing__setup__ws": -1.0422, - "globalplace_io__cpu__total": 0.46, - "globalplace_io__elapsed_seconds": 0.52, - "globalplace_io__mem__peak": 148628.0, - "globalplace_io__runtime__total": "0:00.52", - "globalplace_skip_io__cpu__total": 51.11, - "globalplace_skip_io__elapsed_seconds": 2.23, - "globalplace_skip_io__mem__peak": 164072.0, - "globalplace_skip_io__runtime__total": "0:02.23", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 24, - "globalroute__clock__skew__hold": 0.0621087, - "globalroute__clock__skew__setup": 0.0621087, - "globalroute__cpu__total": 862.14, - "globalroute__design__core__area": 220156, - "globalroute__design__die__area": 225806, - "globalroute__design__instance__area": 124011, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 124011, - "globalroute__design__instance__count": 18022, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 59, - "globalroute__design__instance__count__stdcell": 18022, - "globalroute__design__instance__displacement__max": 22.38, - "globalroute__design__instance__displacement__mean": 0.166, - "globalroute__design__instance__displacement__total": 3003.32, - "globalroute__design__instance__utilization": 0.563289, - "globalroute__design__instance__utilization__stdcell": 0.563289, - "globalroute__design__io": 390, - "globalroute__design__nets": 15212, - "globalroute__design__rows": 172, - "globalroute__design__rows__unithd": 172, - "globalroute__design__sites": 175956, - "globalroute__design__sites__unithd": 175956, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 2315130.0, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 81.88, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 16, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0273": 1, - "globalroute__flow__warnings__count__GRT-0297": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 7, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00034772, - "globalroute__global_route__fastroute__finalization_s": 0.0165173, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00022135, - "globalroute__global_route__fastroute__monotonic_s": 0.00445581, - "globalroute__global_route__fastroute__new_route_l_s": 8.34e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00615967, - "globalroute__global_route__fastroute__route_l_s": 0.00018792, - "globalroute__global_route__fastroute__route_z_s": 3.846e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 9.404e-05, - "globalroute__global_route__vias": 741, - "globalroute__global_route__wirelength": 842545, - "globalroute__mem__peak": 650716.0, - "globalroute__power__internal__total": 0.225284, - "globalroute__power__leakage__total": 4.84982e-08, - "globalroute__power__switching__total": 0.343511, - "globalroute__power__total": 0.568794, - "globalroute__route__net": 15134, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 453663, - "globalroute__runtime__total": "1:21.88", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.505755, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.268943, - "globalroute__timing__drv__setup_violation_count": 55, - "globalroute__timing__fmax": 251631000.0, - "globalroute__timing__fmax__clock__clk": 251631000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.522873, - "globalroute__timing__setup__tns": -3.87659, - "globalroute__timing__setup__ws": -0.374071, - "globalroute__utilizatin__before__dpl": 56.3289, - "placeopt__cpu__total": 7.43, - "placeopt__design__core__area": 220156, - "placeopt__design__die__area": 225806, - "placeopt__design__instance__area": 115902, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 115902, - "placeopt__design__instance__count": 17698, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 17698, - "placeopt__design__instance__utilization": 0.526455, - "placeopt__design__instance__utilization__stdcell": 0.526455, - "placeopt__design__io": 390, - "placeopt__design__nets": 15005, - "placeopt__design__rows": 172, - "placeopt__design__rows__unithd": 172, - "placeopt__design__sites": 175956, - "placeopt__design__sites__unithd": 175956, - "placeopt__elapsed_seconds": 4.75, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 209844.0, - "placeopt__power__internal__total": 0.207499, - "placeopt__power__leakage__total": 4.53839e-08, - "placeopt__power__switching__total": 0.283817, - "placeopt__power__total": 0.491316, - "placeopt__runtime__total": "0:04.75", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0477427, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.0581885, - "placeopt__timing__drv__setup_violation_count": 114, - "placeopt__timing__fmax": 215415000.0, - "placeopt__timing__fmax__clock__clk": 215415000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.443188, - "placeopt__timing__setup__tns": -31.4763, - "placeopt__timing__setup__ws": -1.0422, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 08:06", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "1f632520-36ad-45a3-b37b-a0db6240c22c", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "a4718ac6d5363014bbfcd51131428f805a5e0da2", - "synth__cpu__total": 38.96, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 77707, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 77707, - "synth__design__instance__count": 11141, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 11141, - "synth__design__io": 388, - "synth__design__nets": 11404, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 39.33, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 82196.0, - "synth__netlist__hash": "601d0615a85a8ba0e970c03b26890ea73acc876d", - "synth__runtime__total": "0:39.33", - "total_elapsed_seconds": 189.48, - "total_time": "0:03:09.480000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/aes/rules-base.json b/flow/designs/sky130hd/aes/rules-base.json index 4299ba4ef2..a45b0a5aa4 100644 --- a/flow/designs/sky130hd/aes/rules-base.json +++ b/flow/designs/sky130hd/aes/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 87900.0, + "value": 89400.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 130193, + "value": 133287, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 20235, + "value": 20353, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1758, + "value": 1770, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1758, + "value": 1770, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.207, + "value": -0.18, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -0.823, + "value": -0.72, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.466, + "value": -0.554, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -5.96, + "value": -4.6, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 658967, + "value": 663060, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.349, + "value": -0.425, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -2.01, + "value": -2.38, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 145023, + "value": 142679, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hd/chameleon/metadata-base-ok.json b/flow/designs/sky130hd/chameleon/metadata-base-ok.json deleted file mode 100644 index 19cb82377d..0000000000 --- a/flow/designs/sky130hd/chameleon/metadata-base-ok.json +++ /dev/null @@ -1,523 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 3.0000", - "vclk_core_clock: 3.0000" - ], - "cts__clock__skew__hold": 0.185984, - "cts__clock__skew__setup": 0.185984, - "cts__cpu__total": 7.71, - "cts__design__core__area": 9325740.0, - "cts__design__die__area": 9356350.0, - "cts__design__instance__area": 5668800.0, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 5574790.0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 94006.4, - "cts__design__instance__count": 51835, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 6, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 2, - "cts__design__instance__count__stdcell": 51829, - "cts__design__instance__displacement__max": 5.44, - "cts__design__instance__displacement__mean": 0.001, - "cts__design__instance__displacement__total": 58.445, - "cts__design__instance__utilization": 0.607865, - "cts__design__instance__utilization__stdcell": 0.025062, - "cts__design__io": 147, - "cts__design__nets": 3233, - "cts__design__rows": 3601, - "cts__design__rows__unithd": 3601, - "cts__design__sites": 2945336, - "cts__design__sites__unithd": 2945336, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 40276, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 6.27, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 571496.0, - "cts__power__internal__total": 0.0126991, - "cts__power__leakage__total": 1.55688e-08, - "cts__power__switching__total": 0.00844496, - "cts__power__total": 0.0211441, - "cts__route__wirelength__estimated": 675231, - "cts__runtime__total": "0:06.27", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 2, - "cts__timing__drv__max_cap_limit": -0.110025, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 2, - "cts__timing__drv__max_slew_limit": -0.093436, - "cts__timing__drv__setup_violation_count": 56, - "cts__timing__fmax": 333831000.0, - "cts__timing__fmax__clock__core_clock": 333831000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.380637, - "cts__timing__setup__tns": -4.7974, - "cts__timing__setup__ws": -0.170537, - "cts__utilizatin__before__dpl": 60.7865, - "design__io__hpwl": 78588356, - "design__violations": 0, - "detailedplace__cpu__total": 2.18, - "detailedplace__design__core__area": 9325740.0, - "detailedplace__design__die__area": 9356350.0, - "detailedplace__design__instance__area": 5666540.0, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 5574790.0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 91746.7, - "detailedplace__design__instance__count": 51722, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 6, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 51716, - "detailedplace__design__instance__displacement__max": 267.368, - "detailedplace__design__instance__displacement__mean": 0.361, - "detailedplace__design__instance__displacement__total": 18714.6, - "detailedplace__design__instance__utilization": 0.607623, - "detailedplace__design__instance__utilization__stdcell": 0.0244596, - "detailedplace__design__io": 147, - "detailedplace__design__nets": 3171, - "detailedplace__design__rows": 3601, - "detailedplace__design__rows__unithd": 3601, - "detailedplace__design__sites": 2945336, - "detailedplace__design__sites__unithd": 2945336, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 9330520.0, - "detailedplace__dpl__hpwl__delta__percent": 1, - "detailedplace__elapsed_seconds": 2.09, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 592988.0, - "detailedplace__power__internal__total": 0.00845739, - "detailedplace__power__leakage__total": 1.45295e-08, - "detailedplace__power__switching__total": 0.00255933, - "detailedplace__power__total": 0.0110167, - "detailedplace__route__wirelength__estimated": 675920, - "detailedplace__runtime__total": "0:02.09", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 2, - "detailedplace__timing__drv__max_cap_limit": -0.109341, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 2, - "detailedplace__timing__drv__max_slew_limit": -0.0927753, - "detailedplace__timing__drv__setup_violation_count": 47, - "detailedplace__timing__fmax": 315601000.0, - "detailedplace__timing__fmax__clock__core_clock": 315601000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.357936, - "detailedplace__timing__setup__tns": -5.38282, - "detailedplace__timing__setup__ws": -0.649782, - "detailedplace__utilizatin__before__dpl": 60.7623, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 36, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__GRT-0243": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.4111e-05, - "detailedroute__global_route__fastroute__finalization_s": 8.1943e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 2.4136e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.000898751, - "detailedroute__global_route__fastroute__new_route_l_s": 2.774e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.61e-07, - "detailedroute__global_route__fastroute__route_l_s": 2.004e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.0646e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 5.288e-06, - "detailedroute__global_route__vias": 36, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 27, - "detailedroute__route__drc_errors__iter__1": 0, - "detailedroute__route__drc_errors__iter__2": 231, - "detailedroute__route__drc_errors__iter__3": 57, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__drc_errors__iter__5": 1, - "detailedroute__route__drc_errors__iter__6": 1, - "detailedroute__route__drc_errors__iter__7": 0, - "detailedroute__route__net": 3238, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 27054, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 27054, - "detailedroute__route__wirelength": 736170, - "detailedroute__route__wirelength__iter__0": 736194, - "detailedroute__route__wirelength__iter__1": 736170, - "detailedroute__route__wirelength__iter__2": 736100, - "detailedroute__route__wirelength__iter__3": 736179, - "detailedroute__route__wirelength__iter__4": 736142, - "detailedroute__route__wirelength__iter__5": 736367, - "detailedroute__route__wirelength__iter__6": 736367, - "detailedroute__route__wirelength__iter__7": 736369, - "detailedroute__utilizatin__before__dpl": 60.7939, - "finish__clock__skew__hold": 0.196191, - "finish__clock__skew__setup": 0.196191, - "finish__cpu__total": 27.62, - "finish__design__core__area": 9325740.0, - "finish__design__die__area": 9356350.0, - "finish__design__instance__area": 5669480.0, - "finish__design__instance__area__class__antenna_cell": 608.083, - "finish__design__instance__area__class__clock_buffer": 1706.64, - "finish__design__instance__area__class__clock_inverter": 381.616, - "finish__design__instance__area__class__fill_cell": 3590510.0, - "finish__design__instance__area__class__inverter": 1073.53, - "finish__design__instance__area__class__macro": 5574790.0, - "finish__design__instance__area__class__multi_input_combinational_cell": 9555.41, - "finish__design__instance__area__class__sequential_cell": 14096, - "finish__design__instance__area__class__tap_cell": 61205, - "finish__design__instance__area__class__timing_repair_buffer": 6067.07, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 5574790.0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 94693.3, - "finish__design__instance__count": 492742, - "finish__design__instance__count__class__antenna_cell": 243, - "finish__design__instance__count__class__clock_buffer": 78, - "finish__design__instance__count__class__clock_inverter": 35, - "finish__design__instance__count__class__fill_cell": 440657, - "finish__design__instance__count__class__inverter": 286, - "finish__design__instance__count__class__macro": 6, - "finish__design__instance__count__class__multi_input_combinational_cell": 1519, - "finish__design__instance__count__class__sequential_cell": 526, - "finish__design__instance__count__class__tap_cell": 48917, - "finish__design__instance__count__class__timing_repair_buffer": 475, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 6, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 52079, - "finish__design__instance__utilization": 0.607939, - "finish__design__instance__utilization__stdcell": 0.0252451, - "finish__design__io": 147, - "finish__design__nets": 3240, - "finish__design__rows": 3601, - "finish__design__rows__unithd": 3601, - "finish__design__sites": 2945336, - "finish__design__sites__unithd": 2945336, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.8, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 1.10546e-06, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00136359, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00106159, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79864, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00106159, - "finish__elapsed_seconds": 27.55, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 1676320.0, - "finish__power__internal__total": 0.0127022, - "finish__power__leakage__total": 1.56011e-08, - "finish__power__switching__total": 0.00749746, - "finish__power__total": 0.0201996, - "finish__runtime__total": "0:27.55", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 9, - "finish__timing__drv__max_cap_limit": -0.193167, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 12, - "finish__timing__drv__max_slew_limit": -0.1845, - "finish__timing__drv__setup_violation_count": 38, - "finish__timing__fmax": 333860000.0, - "finish__timing__fmax__clock__core_clock": 333860000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.378179, - "finish__timing__setup__tns": -1.99109, - "finish__timing__setup__ws": -0.131994, - "finish__timing__wns_percent_delay": -5.231659, - "finish_merge__cpu__total": 7.68, - "finish_merge__elapsed_seconds": 7.93, - "finish_merge__mem__peak": 1281536.0, - "finish_merge__runtime__total": "0:07.93", - "floorplan__cpu__total": 0.52, - "floorplan__design__core__area": 9325740.0, - "floorplan__design__die__area": 9356350.0, - "floorplan__design__instance__area": 5599150.0, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 5574790.0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 24357.1, - "floorplan__design__instance__count": 2465, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 6, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 2459, - "floorplan__design__instance__utilization": 0.600397, - "floorplan__design__instance__utilization__stdcell": 0.00649358, - "floorplan__design__io": 145, - "floorplan__design__nets": 2829, - "floorplan__design__rows": 1280, - "floorplan__design__rows__unithd": 1280, - "floorplan__design__sites": 7453440, - "floorplan__design__sites__unithd": 7453440, - "floorplan__elapsed_seconds": 0.56, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 153524.0, - "floorplan__power__internal__total": 0.0080133, - "floorplan__power__leakage__total": 1.17588e-08, - "floorplan__power__switching__total": 0.000225181, - "floorplan__power__total": 0.0082385, - "floorplan__runtime__total": "0:00.56", - "floorplan__timing__fmax": 421483000.0, - "floorplan__timing__fmax__clock__core_clock": 421483000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.00440903, - "floorplan__timing__setup__tns": 0, - "floorplan__timing__setup__ws": 0.0342852, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__PDN-0110": 44, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 382.09, - "globalplace__design__core__area": 9325740.0, - "globalplace__design__die__area": 9356350.0, - "globalplace__design__instance__area": 5664150.0, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 5574790.0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 89358.2, - "globalplace__design__instance__count": 51633, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 6, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 51627, - "globalplace__design__instance__utilization": 0.607367, - "globalplace__design__instance__utilization__stdcell": 0.0238228, - "globalplace__design__io": 147, - "globalplace__design__nets": 3082, - "globalplace__design__rows": 3601, - "globalplace__design__rows__unithd": 3601, - "globalplace__design__sites": 2945336, - "globalplace__design__sites__unithd": 2945336, - "globalplace__elapsed_seconds": 27.54, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 0, - "globalplace__flow__warnings__type_count": 0, - "globalplace__mem__peak": 651756.0, - "globalplace__power__internal__total": 0.00818774, - "globalplace__power__leakage__total": 1.34571e-08, - "globalplace__power__switching__total": 0.00254223, - "globalplace__power__total": 0.01073, - "globalplace__runtime__total": "0:27.54", - "globalplace__timing__fmax": 319692000.0, - "globalplace__timing__fmax__clock__core_clock": 319692000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.359079, - "globalplace__timing__setup__tns": -4.76481, - "globalplace__timing__setup__ws": -0.66709, - "globalplace_io__cpu__total": 0.39, - "globalplace_io__elapsed_seconds": 0.42, - "globalplace_io__mem__peak": 198688.0, - "globalplace_io__runtime__total": "0:00.42", - "globalplace_skip_io__cpu__total": 186.59, - "globalplace_skip_io__elapsed_seconds": 12.84, - "globalplace_skip_io__mem__peak": 244332.0, - "globalplace_skip_io__runtime__total": "0:12.84", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 207, - "globalroute__clock__skew__hold": 0.163292, - "globalroute__clock__skew__setup": 0.163292, - "globalroute__cpu__total": 298.68, - "globalroute__design__core__area": 9325740.0, - "globalroute__design__die__area": 9356350.0, - "globalroute__design__instance__area": 5669390.0, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 5574790.0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 94603.2, - "globalroute__design__instance__count": 52049, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 6, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 1, - "globalroute__design__instance__count__stdcell": 52043, - "globalroute__design__instance__displacement__max": 1.38, - "globalroute__design__instance__displacement__mean": 0, - "globalroute__design__instance__displacement__total": 1.38, - "globalroute__design__instance__utilization": 0.607929, - "globalroute__design__instance__utilization__stdcell": 0.0252211, - "globalroute__design__io": 147, - "globalroute__design__nets": 3240, - "globalroute__design__rows": 3601, - "globalroute__design__rows__unithd": 3601, - "globalroute__design__sites": 2945336, - "globalroute__design__sites__unithd": 2945336, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 91.25, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 33, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0243": 2, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 18, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 2.7481e-05, - "globalroute__global_route__fastroute__finalization_s": 0.00590448, - "globalroute__global_route__fastroute__initial_rsmt_s": 2.683e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00324589, - "globalroute__global_route__fastroute__new_route_l_s": 1.7516e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00189664, - "globalroute__global_route__fastroute__route_l_s": 8.2994e-05, - "globalroute__global_route__fastroute__route_z_s": 6.91e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 1.8678e-05, - "globalroute__global_route__vias": 36, - "globalroute__global_route__wirelength": 809977, - "globalroute__mem__peak": 1131020.0, - "globalroute__power__internal__total": 0.0127225, - "globalroute__power__leakage__total": 1.56009e-08, - "globalroute__power__switching__total": 0.00831598, - "globalroute__power__total": 0.0210385, - "globalroute__route__net": 3231, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 677200, - "globalroute__runtime__total": "1:31.25", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": -0.00286623, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.000424395, - "globalroute__timing__drv__setup_violation_count": 57, - "globalroute__timing__fmax": 334251000.0, - "globalroute__timing__fmax__clock__core_clock": 334251000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.382896, - "globalroute__timing__setup__tns": -5.99528, - "globalroute__timing__setup__ws": -0.206445, - "globalroute__utilizatin__before__dpl": 60.7929, - "macro_place__wirelength": 621476, - "placeopt__cpu__total": 1.53, - "placeopt__design__core__area": 9325740.0, - "placeopt__design__die__area": 9356350.0, - "placeopt__design__instance__area": 5666540.0, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 5574790.0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 91746.7, - "placeopt__design__instance__count": 51722, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 6, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 51716, - "placeopt__design__instance__utilization": 0.607623, - "placeopt__design__instance__utilization__stdcell": 0.0244596, - "placeopt__design__io": 147, - "placeopt__design__nets": 3171, - "placeopt__design__rows": 3601, - "placeopt__design__rows__unithd": 3601, - "placeopt__design__sites": 2945336, - "placeopt__design__sites__unithd": 2945336, - "placeopt__elapsed_seconds": 1.3, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 192044.0, - "placeopt__power__internal__total": 0.00846229, - "placeopt__power__leakage__total": 1.45295e-08, - "placeopt__power__switching__total": 0.00259681, - "placeopt__power__total": 0.0110591, - "placeopt__runtime__total": "0:01.30", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.109375, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.0649703, - "placeopt__timing__drv__setup_violation_count": 46, - "placeopt__timing__fmax": 319692000.0, - "placeopt__timing__fmax__clock__core_clock": 319692000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.359079, - "placeopt__timing__setup__tns": -4.76481, - "placeopt__timing__setup__ws": -0.66709, - "run__flow__design": "chameleon", - "run__flow__generate_date": "2026-06-17 07:56", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "3c508603-b1c7-4982-891f-b00454554faf", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "b6bf0909a62e102500620465b2a9efd9af557361", - "synth__cpu__total": 1.41, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 5599020.0, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 5574790.0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 24225.7, - "synth__design__instance__count": 2430, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 6, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 2424, - "synth__design__io": 145, - "synth__design__nets": 2794, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 1.57, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 8, - "synth__flow__warnings__count__ODB-0220": 4, - "synth__flow__warnings__count__ORD-2011": 4, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 64872.0, - "synth__netlist__hash": "a71dbebf64948174d0130be63caf9e9734dfd859", - "synth__runtime__total": "0:01.57", - "total_elapsed_seconds": 179.32, - "total_time": "0:02:59.320000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/chameleon/rules-base.json b/flow/designs/sky130hd/chameleon/rules-base.json index 092a06f306..3335257a37 100644 --- a/flow/designs/sky130hd/chameleon/rules-base.json +++ b/flow/designs/sky130hd/chameleon/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 27373.26, + "value": 27900.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 6489461, + "value": 6516521, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 59456, + "value": 59473, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 3387, + "value": 5172, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 3387, + "value": 5172, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -1.33, + "value": -0.321, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -18.0, + "value": -5.4, "compare": ">=" }, "cts__timing__hold__ws": { @@ -54,15 +54,15 @@ "compare": ">=" }, "globalroute__antenna_diodes_count": { - "value": 249, + "value": 207, "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -1.26, + "value": -0.356, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -14.0, + "value": -6.6, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 757814, + "value": 846595, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.14, + "value": -0.282, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -10.0, + "value": -2.59, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 6493440, + "value": 6519902, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hd/gcd/metadata-base-ok.json b/flow/designs/sky130hd/gcd/metadata-base-ok.json deleted file mode 100644 index 4119b12ee2..0000000000 --- a/flow/designs/sky130hd/gcd/metadata-base-ok.json +++ /dev/null @@ -1,499 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "core_clock: 1.1000", - "vclk_core_clock: 1.1000" - ], - "cts__clock__skew__hold": 0.00283307, - "cts__clock__skew__setup": 0.00283307, - "cts__cpu__total": 2.84, - "cts__design__core__area": 5885.64, - "cts__design__die__area": 6404, - "cts__design__instance__area": 4964.76, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 4964.76, - "cts__design__instance__count": 528, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 41, - "cts__design__instance__count__stdcell": 528, - "cts__design__instance__displacement__max": 14.56, - "cts__design__instance__displacement__mean": 1.921, - "cts__design__instance__displacement__total": 1014.44, - "cts__design__instance__utilization": 0.843537, - "cts__design__instance__utilization__stdcell": 0.843537, - "cts__design__io": 56, - "cts__design__nets": 488, - "cts__design__rows": 28, - "cts__design__rows__unithd": 28, - "cts__design__sites": 4704, - "cts__design__sites__unithd": 4704, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 1017250.0, - "cts__dpl__hpwl__delta__percent": 15, - "cts__elapsed_seconds": 2.77, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 171532.0, - "cts__power__internal__total": 0.00522733, - "cts__power__leakage__total": 2.18638e-09, - "cts__power__switching__total": 0.00280535, - "cts__power__total": 0.00803268, - "cts__route__wirelength__estimated": 7581.19, - "cts__runtime__total": "0:02.77", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.80382, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 1, - "cts__timing__drv__setup_violation_count": 64, - "cts__timing__fmax": 415771000.0, - "cts__timing__fmax__clock__core_clock": 415771000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.600084, - "cts__timing__setup__tns": -60.1149, - "cts__timing__setup__ws": -1.30517, - "cts__utilizatin__before__dpl": 84.3537, - "design__io__hpwl": 1042796, - "design__violations": 0, - "detailedplace__cpu__total": 0.39, - "detailedplace__design__core__area": 5885.64, - "detailedplace__design__die__area": 6404, - "detailedplace__design__instance__area": 4082.67, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 4082.67, - "detailedplace__design__instance__count": 480, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 480, - "detailedplace__design__instance__displacement__max": 11.518, - "detailedplace__design__instance__displacement__mean": 1.912, - "detailedplace__design__instance__displacement__total": 918.036, - "detailedplace__design__instance__utilization": 0.693665, - "detailedplace__design__instance__utilization__stdcell": 0.693665, - "detailedplace__design__io": 56, - "detailedplace__design__nets": 443, - "detailedplace__design__rows": 28, - "detailedplace__design__rows__unithd": 28, - "detailedplace__design__sites": 4704, - "detailedplace__design__sites__unithd": 4704, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 758002, - "detailedplace__dpl__hpwl__delta__percent": 14, - "detailedplace__elapsed_seconds": 0.39, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 132676.0, - "detailedplace__power__internal__total": 0.00419542, - "detailedplace__power__leakage__total": 1.68142e-09, - "detailedplace__power__switching__total": 0.00181068, - "detailedplace__power__total": 0.0060061, - "detailedplace__route__wirelength__estimated": 5985.87, - "detailedplace__runtime__total": "0:00.39", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.800635, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 1, - "detailedplace__timing__drv__setup_violation_count": 69, - "detailedplace__timing__fmax": 402040000.0, - "detailedplace__timing__fmax__clock__core_clock": 402040000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.562862, - "detailedplace__timing__setup__tns": -68.1351, - "detailedplace__timing__setup__ws": -1.50904, - "detailedplace__utilizatin__before__dpl": 69.3665, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 0, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 113, - "detailedroute__route__drc_errors__iter__1": 85, - "detailedroute__route__drc_errors__iter__2": 59, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__net": 496, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 2905, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 2905, - "detailedroute__route__wirelength": 9610, - "detailedroute__route__wirelength__iter__0": 9674, - "detailedroute__route__wirelength__iter__1": 9617, - "detailedroute__route__wirelength__iter__2": 9611, - "detailedroute__route__wirelength__iter__3": 9610, - "finish__clock__skew__hold": 0.00447206, - "finish__clock__skew__setup": 0.00447206, - "finish__cpu__total": 1.32, - "finish__design__core__area": 5885.64, - "finish__design__die__area": 6404, - "finish__design__instance__area": 5213.75, - "finish__design__instance__area__class__clock_buffer": 76.3232, - "finish__design__instance__area__class__clock_inverter": 5.0048, - "finish__design__instance__area__class__fill_cell": 671.894, - "finish__design__instance__area__class__inverter": 18.768, - "finish__design__instance__area__class__multi_input_combinational_cell": 2299.71, - "finish__design__instance__area__class__sequential_cell": 1024.73, - "finish__design__instance__area__class__tap_cell": 93.84, - "finish__design__instance__area__class__timing_repair_buffer": 1695.38, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 5213.75, - "finish__design__instance__count": 788, - "finish__design__instance__count__class__clock_buffer": 7, - "finish__design__instance__count__class__clock_inverter": 1, - "finish__design__instance__count__class__fill_cell": 250, - "finish__design__instance__count__class__inverter": 5, - "finish__design__instance__count__class__multi_input_combinational_cell": 226, - "finish__design__instance__count__class__sequential_cell": 35, - "finish__design__instance__count__class__tap_cell": 75, - "finish__design__instance__count__class__timing_repair_buffer": 189, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 538, - "finish__design__instance__utilization": 0.885842, - "finish__design__instance__utilization__stdcell": 0.885842, - "finish__design__io": 56, - "finish__design__nets": 498, - "finish__design__rows": 28, - "finish__design__rows__unithd": 28, - "finish__design__sites": 4704, - "finish__design__sites__unithd": 4704, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79942, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000254795, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00122774, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000812001, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79877, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000812001, - "finish__elapsed_seconds": 1.28, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 191964.0, - "finish__power__internal__total": 0.0055798, - "finish__power__leakage__total": 2.2763e-09, - "finish__power__switching__total": 0.0032295, - "finish__power__total": 0.0088093, - "finish__runtime__total": "0:01.28", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.751655, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 1, - "finish__timing__drv__setup_violation_count": 64, - "finish__timing__fmax": 397754000.0, - "finish__timing__fmax__clock__core_clock": 397754000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.508807, - "finish__timing__setup__tns": -61.0077, - "finish__timing__setup__ws": -1.41412, - "finish__timing__wns_percent_delay": -55.285792, - "finish_merge__cpu__total": 1.09, - "finish_merge__elapsed_seconds": 1.15, - "finish_merge__mem__peak": 443488.0, - "finish_merge__runtime__total": "0:01.15", - "floorplan__cpu__total": 0.86, - "floorplan__design__core__area": 5885.64, - "floorplan__design__die__area": 6404, - "floorplan__design__instance__area": 2750.14, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 2750.14, - "floorplan__design__instance__count": 266, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 266, - "floorplan__design__instance__count__swapped_arithmetic_operator": 1, - "floorplan__design__instance__utilization": 0.467262, - "floorplan__design__instance__utilization__stdcell": 0.467262, - "floorplan__design__io": 54, - "floorplan__design__nets": 302, - "floorplan__design__rows": 28, - "floorplan__design__rows__unithd": 28, - "floorplan__design__sites": 4704, - "floorplan__design__sites__unithd": 4704, - "floorplan__elapsed_seconds": 0.79, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 147604.0, - "floorplan__power__internal__total": 0.00266631, - "floorplan__power__leakage__total": 1.03792e-09, - "floorplan__power__switching__total": 0.00103075, - "floorplan__power__total": 0.00369707, - "floorplan__runtime__total": "0:00.79", - "floorplan__timing__fmax": 443642000.0, - "floorplan__timing__fmax__clock__core_clock": 443642000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.291611, - "floorplan__timing__setup__tns": -48.2379, - "floorplan__timing__setup__ws": -1.15407, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 6.6, - "globalplace__design__core__area": 5885.64, - "globalplace__design__die__area": 6404, - "globalplace__design__instance__area": 4082.67, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 4082.67, - "globalplace__design__instance__count": 480, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 480, - "globalplace__design__instance__utilization": 0.693665, - "globalplace__design__instance__utilization__stdcell": 0.693665, - "globalplace__design__io": 56, - "globalplace__design__nets": 443, - "globalplace__design__rows": 28, - "globalplace__design__rows__unithd": 28, - "globalplace__design__sites": 4704, - "globalplace__design__sites__unithd": 4704, - "globalplace__elapsed_seconds": 0.68, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GPL-0302": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 248644.0, - "globalplace__power__internal__total": 0.00419307, - "globalplace__power__leakage__total": 1.68142e-09, - "globalplace__power__switching__total": 0.00180405, - "globalplace__power__total": 0.00599712, - "globalplace__runtime__total": "0:00.68", - "globalplace__timing__fmax": 401756000.0, - "globalplace__timing__fmax__clock__core_clock": 401756000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.547708, - "globalplace__timing__setup__tns": -67.7532, - "globalplace__timing__setup__ws": -1.48938, - "globalplace_io__cpu__total": 0.23, - "globalplace_io__elapsed_seconds": 0.27, - "globalplace_io__mem__peak": 126948.0, - "globalplace_io__runtime__total": "0:00.27", - "globalplace_skip_io__cpu__total": 1.86, - "globalplace_skip_io__elapsed_seconds": 0.31, - "globalplace_skip_io__mem__peak": 126800.0, - "globalplace_skip_io__runtime__total": "0:00.31", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 0, - "globalroute__clock__skew__hold": 0.00618189, - "globalroute__clock__skew__setup": 0.00618189, - "globalroute__cpu__total": 107.57, - "globalroute__design__core__area": 5885.64, - "globalroute__design__die__area": 6404, - "globalroute__design__instance__area": 5213.75, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 5213.75, - "globalroute__design__instance__count": 538, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 22, - "globalroute__design__instance__count__stdcell": 538, - "globalroute__design__instance__displacement__max": 19.7, - "globalroute__design__instance__displacement__mean": 1.949, - "globalroute__design__instance__displacement__total": 1049.04, - "globalroute__design__instance__utilization": 0.885842, - "globalroute__design__instance__utilization__stdcell": 0.885842, - "globalroute__design__io": 56, - "globalroute__design__nets": 498, - "globalroute__design__rows": 28, - "globalroute__design__rows__unithd": 28, - "globalroute__design__sites": 4704, - "globalroute__design__sites__unithd": 4704, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 1129320.0, - "globalroute__dpl__hpwl__delta__percent": 15, - "globalroute__elapsed_seconds": 13.99, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 14, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000531788, - "globalroute__global_route__fastroute__finalization_s": 0.00292494, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.000378137, - "globalroute__global_route__fastroute__monotonic_s": 0.000854792, - "globalroute__global_route__fastroute__new_route_l_s": 4.5528e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.61e-07, - "globalroute__global_route__fastroute__route_l_s": 7.6976e-05, - "globalroute__global_route__fastroute__route_z_s": 3.254e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 7.5413e-05, - "globalroute__global_route__vias": 1525, - "globalroute__global_route__wirelength": 15573, - "globalroute__mem__peak": 270452.0, - "globalroute__power__internal__total": 0.00559044, - "globalroute__power__leakage__total": 2.2763e-09, - "globalroute__power__switching__total": 0.00368633, - "globalroute__power__total": 0.00927678, - "globalroute__route__net": 486, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 8660.02, - "globalroute__runtime__total": "0:13.99", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.750569, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 1, - "globalroute__timing__drv__setup_violation_count": 64, - "globalroute__timing__fmax": 380513000.0, - "globalroute__timing__fmax__clock__core_clock": 380513000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.554151, - "globalroute__timing__setup__tns": -66.9977, - "globalroute__timing__setup__ws": -1.52803, - "globalroute__utilizatin__before__dpl": 88.5842, - "placeopt__cpu__total": 0.37, - "placeopt__design__core__area": 5885.64, - "placeopt__design__die__area": 6404, - "placeopt__design__instance__area": 4082.67, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 4082.67, - "placeopt__design__instance__count": 480, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 480, - "placeopt__design__instance__count__swapped_arithmetic_operator": 0, - "placeopt__design__instance__utilization": 0.693665, - "placeopt__design__instance__utilization__stdcell": 0.693665, - "placeopt__design__io": 56, - "placeopt__design__nets": 443, - "placeopt__design__rows": 28, - "placeopt__design__rows__unithd": 28, - "placeopt__design__sites": 4704, - "placeopt__design__sites__unithd": 4704, - "placeopt__elapsed_seconds": 0.37, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 147284.0, - "placeopt__power__internal__total": 0.00419307, - "placeopt__power__leakage__total": 1.68142e-09, - "placeopt__power__switching__total": 0.00180405, - "placeopt__power__total": 0.00599712, - "placeopt__runtime__total": "0:00.37", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.814606, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 1, - "placeopt__timing__drv__setup_violation_count": 69, - "placeopt__timing__fmax": 401756000.0, - "placeopt__timing__fmax__clock__core_clock": 401756000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.547708, - "placeopt__timing__setup__tns": -67.7532, - "placeopt__timing__setup__ws": -1.48938, - "run__flow__design": "gcd", - "run__flow__generate_date": "2026-06-17 07:50", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "08b0385e-7547-440e-83d4-6219c5af78cf", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "e4439fe92250c7b2f47d6b47f39f13bd8a49c6ed", - "synth__cpu__total": 1.04, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 2313.47, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 2313.47, - "synth__design__instance__count": 222, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 222, - "synth__design__io": 54, - "synth__design__nets": 258, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 1.24, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 1, - "synth__mem__peak": 71432.0, - "synth__netlist__hash": "9fd6f5fdae5caa9e95f041ea3fd28a43beea3058", - "synth__runtime__total": "0:01.24", - "total_elapsed_seconds": 23.24, - "total_time": "0:00:23.240000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/gcd/rules-base.json b/flow/designs/sky130hd/gcd/rules-base.json index 4181affde2..eab3ca8f70 100644 --- a/flow/designs/sky130hd/gcd/rules-base.json +++ b/flow/designs/sky130hd/gcd/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 4161, + "value": 4695, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 506, + "value": 552, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 44, + "value": 48, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 42, + "value": 48, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -1.62, + "value": -1.36, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -70.3, + "value": -60.3, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -1.9, + "value": -1.58, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -89.0, + "value": -67.2, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 14932, + "value": 11052, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.82, + "value": -1.47, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -85.7, + "value": -61.2, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 5797, + "value": 5996, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hd/jpeg/metadata-base-ok.json b/flow/designs/sky130hd/jpeg/metadata-base-ok.json deleted file mode 100644 index 144cbf94be..0000000000 --- a/flow/designs/sky130hd/jpeg/metadata-base-ok.json +++ /dev/null @@ -1,517 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 5.0000", - "vclk_clk: 5.0000" - ], - "cts__clock__skew__hold": 0.0931347, - "cts__clock__skew__setup": 0.0931347, - "cts__cpu__total": 154.18, - "cts__design__core__area": 773924, - "cts__design__die__area": 780343, - "cts__design__instance__area": 448886, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 448886, - "cts__design__instance__count": 46643, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 53, - "cts__design__instance__count__stdcell": 46643, - "cts__design__instance__displacement__max": 11.117, - "cts__design__instance__displacement__mean": 0.032, - "cts__design__instance__displacement__total": 1535.94, - "cts__design__instance__utilization": 0.580013, - "cts__design__instance__utilization__stdcell": 0.580013, - "cts__design__io": 49, - "cts__design__nets": 43875, - "cts__design__rows": 323, - "cts__design__rows__unithd": 323, - "cts__design__sites": 618545, - "cts__design__sites__unithd": 618545, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 1392140.0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 60.14, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 505676.0, - "cts__power__internal__total": 0.29331, - "cts__power__leakage__total": 1.91927e-07, - "cts__power__switching__total": 0.230777, - "cts__power__total": 0.524087, - "cts__route__wirelength__estimated": 988766, - "cts__runtime__total": "1:00.14", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.573533, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.2909, - "cts__timing__drv__setup_violation_count": 381, - "cts__timing__fmax": 182963000.0, - "cts__timing__fmax__clock__clk": 182963000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.375331, - "cts__timing__setup__tns": -77.5514, - "cts__timing__setup__ws": -0.465601, - "cts__utilizatin__before__dpl": 58.0013, - "design__io__hpwl": 8055217, - "design__violations": 0, - "detailedplace__cpu__total": 27.47, - "detailedplace__design__core__area": 773924, - "detailedplace__design__die__area": 780343, - "detailedplace__design__instance__area": 428779, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 428779, - "detailedplace__design__instance__count": 45611, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 45611, - "detailedplace__design__instance__displacement__max": 12.398, - "detailedplace__design__instance__displacement__mean": 1.791, - "detailedplace__design__instance__displacement__total": 81731.4, - "detailedplace__design__instance__utilization": 0.554032, - "detailedplace__design__instance__utilization__stdcell": 0.554032, - "detailedplace__design__io": 49, - "detailedplace__design__nets": 43275, - "detailedplace__design__rows": 323, - "detailedplace__design__rows__unithd": 323, - "detailedplace__design__sites": 618545, - "detailedplace__design__sites__unithd": 618545, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 71997900.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 20.87, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 469812.0, - "detailedplace__power__internal__total": 0.267332, - "detailedplace__power__leakage__total": 1.82691e-07, - "detailedplace__power__switching__total": 0.206454, - "detailedplace__power__total": 0.473786, - "detailedplace__route__wirelength__estimated": 961482, - "detailedplace__runtime__total": "0:20.87", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.553495, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.296247, - "detailedplace__timing__drv__setup_violation_count": 449, - "detailedplace__timing__fmax": 177201000.0, - "detailedplace__timing__fmax__clock__clk": 177201000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.358553, - "detailedplace__timing__setup__tns": -130.436, - "detailedplace__timing__setup__ws": -0.6433, - "detailedplace__utilizatin__before__dpl": 55.4032, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 73, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 101, - "detailedroute__flow__warnings__count__DRT-0120": 90, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 1.151e-05, - "detailedroute__global_route__fastroute__finalization_s": 7.308e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 1.919e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00156345, - "detailedroute__global_route__fastroute__new_route_l_s": 3.11e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, - "detailedroute__global_route__fastroute__route_l_s": 1.587e-05, - "detailedroute__global_route__fastroute__route_z_s": 2.98e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 4.77e-06, - "detailedroute__global_route__vias": 12, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 71, - "detailedroute__route__drc_errors__iter__1": 13, - "detailedroute__route__drc_errors__iter__2": 14, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 101, - "detailedroute__route__drc_errors__iter__5": 3, - "detailedroute__route__drc_errors__iter__6": 2, - "detailedroute__route__drc_errors__iter__7": 2, - "detailedroute__route__drc_errors__iter__8": 0, - "detailedroute__route__net": 43918, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 263726, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 263726, - "detailedroute__route__wirelength": 1145373, - "detailedroute__route__wirelength__iter__0": 1145415, - "detailedroute__route__wirelength__iter__1": 1145376, - "detailedroute__route__wirelength__iter__2": 1145382, - "detailedroute__route__wirelength__iter__3": 1145373, - "detailedroute__route__wirelength__iter__4": 1145220, - "detailedroute__route__wirelength__iter__5": 1145178, - "detailedroute__route__wirelength__iter__6": 1145178, - "detailedroute__route__wirelength__iter__7": 1145178, - "detailedroute__route__wirelength__iter__8": 1145175, - "detailedroute__utilizatin__before__dpl": 58.2819, - "finish__clock__skew__hold": 0.0727208, - "finish__clock__skew__setup": 0.0727208, - "finish__cpu__total": 37.48, - "finish__design__core__area": 773924, - "finish__design__die__area": 780343, - "finish__design__instance__area": 451058, - "finish__design__instance__area__class__antenna_cell": 312.8, - "finish__design__instance__area__class__clock_buffer": 14106, - "finish__design__instance__area__class__clock_inverter": 3674.77, - "finish__design__instance__area__class__fill_cell": 322866, - "finish__design__instance__area__class__inverter": 3273.14, - "finish__design__instance__area__class__multi_input_combinational_cell": 252834, - "finish__design__instance__area__class__sequential_cell": 131372, - "finish__design__instance__area__class__tap_cell": 12808.5, - "finish__design__instance__area__class__timing_repair_buffer": 32676.3, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 451058, - "finish__design__instance__count": 107844, - "finish__design__instance__count__class__antenna_cell": 125, - "finish__design__instance__count__class__clock_buffer": 637, - "finish__design__instance__count__class__clock_inverter": 333, - "finish__design__instance__count__class__fill_cell": 61031, - "finish__design__instance__count__class__inverter": 869, - "finish__design__instance__count__class__multi_input_combinational_cell": 26323, - "finish__design__instance__count__class__sequential_cell": 4384, - "finish__design__instance__count__class__tap_cell": 10237, - "finish__design__instance__count__class__timing_repair_buffer": 3905, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 46813, - "finish__design__instance__utilization": 0.582819, - "finish__design__instance__utilization__stdcell": 0.582819, - "finish__design__io": 49, - "finish__design__nets": 43920, - "finish__design__rows": 323, - "finish__design__rows__unithd": 323, - "finish__design__sites": 618545, - "finish__design__sites__unithd": 618545, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79986, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.000137386, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.0027991, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00184527, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.7972, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00184527, - "finish__elapsed_seconds": 27.24, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 876072.0, - "finish__power__internal__total": 0.294896, - "finish__power__leakage__total": 1.92388e-07, - "finish__power__switching__total": 0.230754, - "finish__power__total": 0.52565, - "finish__runtime__total": "0:27.24", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.307439, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.24601, - "finish__timing__drv__setup_violation_count": 314, - "finish__timing__fmax": 185031000.0, - "finish__timing__fmax__clock__clk": 185031000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.37271, - "finish__timing__setup__tns": -52.5237, - "finish__timing__setup__ws": -0.404493, - "finish__timing__wns_percent_delay": -6.489548, - "finish_merge__cpu__total": 3.29, - "finish_merge__elapsed_seconds": 3.67, - "finish_merge__mem__peak": 623836.0, - "finish_merge__runtime__total": "0:03.67", - "floorplan__cpu__total": 7.73, - "floorplan__design__core__area": 773924, - "floorplan__design__die__area": 780343, - "floorplan__design__instance__area": 384890, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 384890, - "floorplan__design__instance__count": 31576, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 31576, - "floorplan__design__instance__utilization": 0.497324, - "floorplan__design__instance__utilization__stdcell": 0.497324, - "floorplan__design__io": 47, - "floorplan__design__nets": 39475, - "floorplan__design__rows": 323, - "floorplan__design__rows__unithd": 323, - "floorplan__design__sites": 618545, - "floorplan__design__sites__unithd": 618545, - "floorplan__elapsed_seconds": 5.02, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 1, - "floorplan__mem__peak": 266280.0, - "floorplan__power__internal__total": 0.212717, - "floorplan__power__leakage__total": 1.6311e-07, - "floorplan__power__switching__total": 0.121592, - "floorplan__power__total": 0.334309, - "floorplan__runtime__total": "0:05.02", - "floorplan__timing__fmax": 16519200.0, - "floorplan__timing__fmax__clock__clk": 16519200.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.33057, - "floorplan__timing__setup__tns": -61556.4, - "floorplan__timing__setup__ws": -55.5358, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 818.16, - "globalplace__design__core__area": 773924, - "globalplace__design__die__area": 780343, - "globalplace__design__instance__area": 428779, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 428779, - "globalplace__design__instance__count": 45611, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 45611, - "globalplace__design__instance__utilization": 0.554032, - "globalplace__design__instance__utilization__stdcell": 0.554032, - "globalplace__design__io": 49, - "globalplace__design__nets": 43275, - "globalplace__design__rows": 323, - "globalplace__design__rows__unithd": 323, - "globalplace__design__sites": 618545, - "globalplace__design__sites__unithd": 618545, - "globalplace__elapsed_seconds": 64.74, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 612104.0, - "globalplace__power__internal__total": 0.267202, - "globalplace__power__leakage__total": 1.82691e-07, - "globalplace__power__switching__total": 0.205159, - "globalplace__power__total": 0.472361, - "globalplace__runtime__total": "1:04.74", - "globalplace__timing__fmax": 178167000.0, - "globalplace__timing__fmax__clock__clk": 178167000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.346118, - "globalplace__timing__setup__tns": -124.069, - "globalplace__timing__setup__ws": -0.612717, - "globalplace_io__cpu__total": 0.53, - "globalplace_io__elapsed_seconds": 0.66, - "globalplace_io__mem__peak": 196616.0, - "globalplace_io__runtime__total": "0:00.66", - "globalplace_skip_io__cpu__total": 129.13, - "globalplace_skip_io__elapsed_seconds": 5.94, - "globalplace_skip_io__mem__peak": 242228.0, - "globalplace_skip_io__runtime__total": "0:05.94", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 52, - "globalroute__clock__skew__hold": 0.102381, - "globalroute__clock__skew__setup": 0.102381, - "globalroute__cpu__total": 1657.36, - "globalroute__design__core__area": 773924, - "globalroute__design__die__area": 780343, - "globalroute__design__instance__area": 450875, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 450875, - "globalroute__design__instance__count": 46740, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 35, - "globalroute__design__instance__count__stdcell": 46740, - "globalroute__design__instance__displacement__max": 8.16, - "globalroute__design__instance__displacement__mean": 0.026, - "globalroute__design__instance__displacement__total": 1221.38, - "globalroute__design__instance__utilization": 0.582583, - "globalroute__design__instance__utilization__stdcell": 0.582583, - "globalroute__design__io": 49, - "globalroute__design__nets": 43920, - "globalroute__design__rows": 323, - "globalroute__design__rows__unithd": 323, - "globalroute__design__sites": 618545, - "globalroute__design__sites__unithd": 618545, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 1183250.0, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 141.39, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 43, - "globalroute__flow__warnings__count__DRT-0120": 18, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 12, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 2.117e-05, - "globalroute__global_route__fastroute__finalization_s": 0.00631598, - "globalroute__global_route__fastroute__initial_rsmt_s": 2.523e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00432409, - "globalroute__global_route__fastroute__new_route_l_s": 7.57e-06, - "globalroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, - "globalroute__global_route__fastroute__route_l_s": 2.983e-05, - "globalroute__global_route__fastroute__route_z_s": 9.02e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 9.83e-06, - "globalroute__global_route__vias": 46, - "globalroute__global_route__wirelength": 1742581, - "globalroute__mem__peak": 1162960.0, - "globalroute__power__internal__total": 0.302064, - "globalroute__power__leakage__total": 1.92388e-07, - "globalroute__power__switching__total": 0.275132, - "globalroute__power__total": 0.577196, - "globalroute__route__net": 43873, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 995140, - "globalroute__runtime__total": "2:21.39", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.46791, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.295134, - "globalroute__timing__drv__setup_violation_count": 456, - "globalroute__timing__fmax": 177717000.0, - "globalroute__timing__fmax__clock__clk": 177717000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.380909, - "globalroute__timing__setup__tns": -138.489, - "globalroute__timing__setup__ws": -0.62693, - "globalroute__utilizatin__before__dpl": 58.2583, - "placeopt__cpu__total": 19.3, - "placeopt__design__core__area": 773924, - "placeopt__design__die__area": 780343, - "placeopt__design__instance__area": 428779, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 428779, - "placeopt__design__instance__count": 45611, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 45611, - "placeopt__design__instance__utilization": 0.554032, - "placeopt__design__instance__utilization__stdcell": 0.554032, - "placeopt__design__io": 49, - "placeopt__design__nets": 43275, - "placeopt__design__rows": 323, - "placeopt__design__rows__unithd": 323, - "placeopt__design__sites": 618545, - "placeopt__design__sites__unithd": 618545, - "placeopt__elapsed_seconds": 12.71, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 319588.0, - "placeopt__power__internal__total": 0.267202, - "placeopt__power__leakage__total": 1.82691e-07, - "placeopt__power__switching__total": 0.205159, - "placeopt__power__total": 0.472361, - "placeopt__runtime__total": "0:12.71", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.522893, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.28157, - "placeopt__timing__drv__setup_violation_count": 447, - "placeopt__timing__fmax": 178167000.0, - "placeopt__timing__fmax__clock__clk": 178167000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.346118, - "placeopt__timing__setup__tns": -124.069, - "placeopt__timing__setup__ws": -0.612717, - "run__flow__design": "jpeg", - "run__flow__generate_date": "2026-06-17 08:06", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "75f35c2f-9b05-40f5-978f-6616d6e07a13", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "f9c074c591d9381659586e4ea3eb3bd9fbdd8258", - "synth__cpu__total": 43.1, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 388405, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 388405, - "synth__design__instance__count": 32504, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 32504, - "synth__design__io": 47, - "synth__design__nets": 40403, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 39.43, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 452072.0, - "synth__netlist__hash": "fe12e2c05d7f193743ce302f8d8454782d39bb3a", - "synth__runtime__total": "0:39.43", - "total_elapsed_seconds": 381.81, - "total_time": "0:06:21.810000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/jpeg/rules-base.json b/flow/designs/sky130hd/jpeg/rules-base.json index 944e9566f7..98a375a0e7 100644 --- a/flow/designs/sky130hd/jpeg/rules-base.json +++ b/flow/designs/sky130hd/jpeg/rules-base.json @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 494087, + "value": 493096, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 52580, + "value": 52453, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 4572, + "value": 4561, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 4572, + "value": 4561, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.669, + "value": -0.716, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -80.0, + "value": -78.6, "compare": ">=" }, "cts__timing__hold__ws": { @@ -54,15 +54,15 @@ "compare": ">=" }, "globalroute__antenna_diodes_count": { - "value": 102, + "value": 100, "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.754, + "value": -0.877, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -145.0, + "value": -139.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1334833, + "value": 1317179, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.592, + "value": -0.654, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -55.1, + "value": -53.5, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 520067, + "value": 518717, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hd/microwatt/metadata-base-ok.json b/flow/designs/sky130hd/microwatt/metadata-base-ok.json deleted file mode 100644 index d431907099..0000000000 --- a/flow/designs/sky130hd/microwatt/metadata-base-ok.json +++ /dev/null @@ -1,557 +0,0 @@ -{ - "constraints__clocks__count": 4, - "constraints__clocks__details": [ - "ext_clk: 15.0000", - "jtag_tck: 100.0000", - "vclk_ext_clk: 15.0000", - "vclk_jtag_tck: 100.0000" - ], - "cts__clock__skew__hold": 1.41434, - "cts__clock__skew__setup": 0.929577, - "cts__cpu__total": 187.7, - "cts__design__core__area": 10761800.0, - "cts__design__die__area": 10902200.0, - "cts__design__instance__area": 4836530.0, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 3926470.0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 910059, - "cts__design__instance__count": 167669, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 3854, - "cts__design__instance__count__macros": 6, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 133, - "cts__design__instance__count__stdcell": 167663, - "cts__design__instance__displacement__max": 466.553, - "cts__design__instance__displacement__mean": 0.146, - "cts__design__instance__displacement__total": 24510, - "cts__design__instance__utilization": 0.449416, - "cts__design__instance__utilization__stdcell": 0.13314, - "cts__design__io": 143, - "cts__design__nets": 78543, - "cts__design__rows": 2658, - "cts__design__rows__unithd": 2658, - "cts__design__sites": 5421363, - "cts__design__sites__unithd": 5421363, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 4542450.0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 126.75, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 12, - "cts__flow__warnings__count__CTS-0041": 10, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 3, - "cts__mem__peak": 1213124.0, - "cts__power__internal__total": 0.0641977, - "cts__power__leakage__total": 3.35211e-07, - "cts__power__switching__total": 0.0318281, - "cts__power__total": 0.0960261, - "cts__route__wirelength__estimated": 6322880.0, - "cts__runtime__total": "2:06.75", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 22, - "cts__timing__drv__max_cap_limit": -0.352502, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 10, - "cts__timing__drv__max_slew": 12, - "cts__timing__drv__max_slew_limit": -0.0374125, - "cts__timing__drv__setup_violation_count": 285, - "cts__timing__fmax": 246485000.0, - "cts__timing__fmax__clock__ext_clk": 58968000.0, - "cts__timing__fmax__clock__jtag_tck": 246485000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 5.63993e-05, - "cts__timing__setup__tns": -351.62, - "cts__timing__setup__ws": -1.95834, - "cts__utilizatin__before__dpl": 44.9416, - "design__io__hpwl": 142022616, - "design__violations": 0, - "detailedplace__cpu__total": 63.46, - "detailedplace__design__core__area": 10761800.0, - "detailedplace__design__die__area": 10902200.0, - "detailedplace__design__instance__area": 4724050.0, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 3926470.0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 797577, - "detailedplace__design__instance__count": 160122, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 6, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 160116, - "detailedplace__design__instance__displacement__max": 452.626, - "detailedplace__design__instance__displacement__mean": 0.839, - "detailedplace__design__instance__displacement__total": 134426, - "detailedplace__design__instance__utilization": 0.438964, - "detailedplace__design__instance__utilization__stdcell": 0.116684, - "detailedplace__design__io": 143, - "detailedplace__design__nets": 72450, - "detailedplace__design__rows": 2658, - "detailedplace__design__rows__unithd": 2658, - "detailedplace__design__sites": 5421363, - "detailedplace__design__sites__unithd": 5421363, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 70852700.0, - "detailedplace__dpl__hpwl__delta__percent": 1, - "detailedplace__elapsed_seconds": 50.27, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 1081028.0, - "detailedplace__power__internal__total": 0.0336996, - "detailedplace__power__leakage__total": 2.78205e-07, - "detailedplace__power__switching__total": 0.0119644, - "detailedplace__power__total": 0.0456643, - "detailedplace__route__wirelength__estimated": 6125400.0, - "detailedplace__runtime__total": "0:50.27", - "detailedplace__timing__drv__hold_violation_count": 853, - "detailedplace__timing__drv__max_cap": 19, - "detailedplace__timing__drv__max_cap_limit": -0.345124, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 10, - "detailedplace__timing__drv__max_slew": 11, - "detailedplace__timing__drv__max_slew_limit": -0.00260245, - "detailedplace__timing__drv__setup_violation_count": 226, - "detailedplace__timing__fmax": 247001000.0, - "detailedplace__timing__fmax__clock__ext_clk": 56944900.0, - "detailedplace__timing__fmax__clock__jtag_tck": 247001000.0, - "detailedplace__timing__hold__tns": -1607.45, - "detailedplace__timing__hold__ws": -3.01812, - "detailedplace__timing__setup__tns": -316.396, - "detailedplace__timing__setup__ws": -2.56085, - "detailedplace__utilizatin__before__dpl": 43.8964, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 1410, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 16, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__GRT-0243": 3, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 2, - "detailedroute__flow__warnings__type_count": 4, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.000146081, - "detailedroute__global_route__fastroute__finalization_s": 0.00166958, - "detailedroute__global_route__fastroute__initial_rsmt_s": 6.446e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00214264, - "detailedroute__global_route__fastroute__new_route_l_s": 2.576e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 0.000705214, - "detailedroute__global_route__fastroute__route_l_s": 9.4681e-05, - "detailedroute__global_route__fastroute__route_z_s": 3.132e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 2.861e-05, - "detailedroute__global_route__vias": 167, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 154, - "detailedroute__route__drc_errors__iter__1": 18, - "detailedroute__route__drc_errors__iter__10": 7, - "detailedroute__route__drc_errors__iter__11": 1, - "detailedroute__route__drc_errors__iter__12": 1, - "detailedroute__route__drc_errors__iter__13": 0, - "detailedroute__route__drc_errors__iter__2": 10, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__drc_errors__iter__5": 3, - "detailedroute__route__drc_errors__iter__6": 3, - "detailedroute__route__drc_errors__iter__7": 0, - "detailedroute__route__drc_errors__iter__8": 21, - "detailedroute__route__drc_errors__iter__9": 0, - "detailedroute__route__net": 78791, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 625174, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 625174, - "detailedroute__route__wirelength": 7165578, - "detailedroute__route__wirelength__iter__0": 7165655, - "detailedroute__route__wirelength__iter__1": 7165620, - "detailedroute__route__wirelength__iter__10": 7165038, - "detailedroute__route__wirelength__iter__11": 7165015, - "detailedroute__route__wirelength__iter__12": 7165015, - "detailedroute__route__wirelength__iter__13": 7165017, - "detailedroute__route__wirelength__iter__2": 7165605, - "detailedroute__route__wirelength__iter__3": 7165578, - "detailedroute__route__wirelength__iter__4": 7165571, - "detailedroute__route__wirelength__iter__5": 7165317, - "detailedroute__route__wirelength__iter__6": 7165317, - "detailedroute__route__wirelength__iter__7": 7165309, - "detailedroute__route__wirelength__iter__8": 7164536, - "detailedroute__route__wirelength__iter__9": 7164523, - "detailedroute__utilizatin__before__dpl": 45.0532, - "finish__clock__skew__hold": 1.19453, - "finish__clock__skew__setup": 0.862862, - "finish__cpu__total": 182.31, - "finish__design__core__area": 10761800.0, - "finish__design__die__area": 10902200.0, - "finish__design__instance__area": 4848540.0, - "finish__design__instance__area__class__antenna_cell": 6706.43, - "finish__design__instance__area__class__clock_buffer": 57306.2, - "finish__design__instance__area__class__clock_inverter": 11129.4, - "finish__design__instance__area__class__fill_cell": 5861140.0, - "finish__design__instance__area__class__inverter": 5472.75, - "finish__design__instance__area__class__macro": 3926470.0, - "finish__design__instance__area__class__multi_input_combinational_cell": 319391, - "finish__design__instance__area__class__sequential_cell": 264801, - "finish__design__instance__area__class__tap_cell": 113638, - "finish__design__instance__area__class__timing_repair_buffer": 143625, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 3926470.0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 922071, - "finish__design__instance__count": 939749, - "finish__design__instance__count__class__antenna_cell": 2680, - "finish__design__instance__count__class__clock_buffer": 2558, - "finish__design__instance__count__class__clock_inverter": 1004, - "finish__design__instance__count__class__fill_cell": 769150, - "finish__design__instance__count__class__inverter": 1447, - "finish__design__instance__count__class__macro": 6, - "finish__design__instance__count__class__multi_input_combinational_cell": 45600, - "finish__design__instance__count__class__sequential_cell": 10150, - "finish__design__instance__count__class__tap_cell": 90823, - "finish__design__instance__count__class__timing_repair_buffer": 16331, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 6, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 170593, - "finish__design__instance__utilization": 0.450532, - "finish__design__instance__utilization__stdcell": 0.134897, - "finish__design__io": 143, - "finish__design__nets": 78793, - "finish__design__rows": 2658, - "finish__design__rows__unithd": 2658, - "finish__design__sites": 5421363, - "finish__design__sites__unithd": 5421363, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.8, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 4.0683e-06, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000509017, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00295684, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79949, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00295684, - "finish__elapsed_seconds": 152.29, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 6, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 2, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 3750512.0, - "finish__power__internal__total": 0.0590593, - "finish__power__leakage__total": 3.37358e-07, - "finish__power__switching__total": 0.02953, - "finish__power__total": 0.0885896, - "finish__runtime__total": "2:32.29", - "finish__timing__drv__hold_violation_count": 36, - "finish__timing__drv__max_cap": 36, - "finish__timing__drv__max_cap_limit": -0.354742, - "finish__timing__drv__max_fanout": 97, - "finish__timing__drv__max_fanout_limit": 10, - "finish__timing__drv__max_slew": 17, - "finish__timing__drv__max_slew_limit": -0.170222, - "finish__timing__drv__setup_violation_count": 276, - "finish__timing__fmax": 246653000.0, - "finish__timing__fmax__clock__ext_clk": 58908400.0, - "finish__timing__fmax__clock__jtag_tck": 246653000.0, - "finish__timing__hold__tns": -2.75798, - "finish__timing__hold__ws": -0.240573, - "finish__timing__setup__tns": -329.775, - "finish__timing__setup__ws": -1.97552, - "finish__timing__wns_percent_delay": -10.06255, - "finish_merge__cpu__total": 18.42, - "finish_merge__elapsed_seconds": 19.68, - "finish_merge__mem__peak": 1876516.0, - "finish_merge__runtime__total": "0:19.68", - "floorplan__cpu__total": 103.35, - "floorplan__design__core__area": 10761800.0, - "floorplan__design__die__area": 10902200.0, - "floorplan__design__instance__area": 4518010.0, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 3926470.0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 591534, - "floorplan__design__instance__count": 58822, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 6, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 58816, - "floorplan__design__instance__utilization": 0.419818, - "floorplan__design__instance__utilization__stdcell": 0.0865404, - "floorplan__design__io": 141, - "floorplan__design__nets": 61971, - "floorplan__design__rows": 1319, - "floorplan__design__rows__unithd": 1319, - "floorplan__design__sites": 8601199, - "floorplan__design__sites__unithd": 8601199, - "floorplan__elapsed_seconds": 93.93, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 425480.0, - "floorplan__power__internal__total": 0.0327441, - "floorplan__power__leakage__total": 2.23142e-07, - "floorplan__power__switching__total": 0.00308883, - "floorplan__power__total": 0.0358331, - "floorplan__runtime__total": "1:33.93", - "floorplan__timing__fmax": 49864500.0, - "floorplan__timing__fmax__clock__ext_clk": 19654300.0, - "floorplan__timing__fmax__clock__jtag_tck": 49864500.0, - "floorplan__timing__hold__tns": -1995.22, - "floorplan__timing__hold__ws": -3.62231, - "floorplan__timing__setup__tns": -42971.7, - "floorplan__timing__setup__ws": -35.8795, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__MPL-0074": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__PDN-0110": 7, - "flow__warnings__count__STA-0450": 2, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 1821.31, - "globalplace__design__core__area": 10761800.0, - "globalplace__design__die__area": 10902200.0, - "globalplace__design__instance__area": 4715010.0, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 3926470.0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 788539, - "globalplace__design__instance__count": 159707, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 6, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 159701, - "globalplace__design__instance__utilization": 0.438124, - "globalplace__design__instance__utilization__stdcell": 0.115362, - "globalplace__design__io": 143, - "globalplace__design__nets": 72035, - "globalplace__design__rows": 2658, - "globalplace__design__rows__unithd": 2658, - "globalplace__design__sites": 5421363, - "globalplace__design__sites__unithd": 5421363, - "globalplace__elapsed_seconds": 218.89, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 1466008.0, - "globalplace__power__internal__total": 0.0336713, - "globalplace__power__leakage__total": 2.74513e-07, - "globalplace__power__switching__total": 0.0120823, - "globalplace__power__total": 0.0457538, - "globalplace__runtime__total": "3:38.89", - "globalplace__timing__fmax": 239960000.0, - "globalplace__timing__fmax__clock__ext_clk": 56823300.0, - "globalplace__timing__fmax__clock__jtag_tck": 239960000.0, - "globalplace__timing__hold__tns": -1600.93, - "globalplace__timing__hold__ws": -3.01992, - "globalplace__timing__setup__tns": -291.279, - "globalplace__timing__setup__ws": -2.59841, - "globalplace_io__cpu__total": 1.1, - "globalplace_io__elapsed_seconds": 1.35, - "globalplace_io__mem__peak": 398336.0, - "globalplace_io__runtime__total": "0:01.35", - "globalplace_skip_io__cpu__total": 257.5, - "globalplace_skip_io__elapsed_seconds": 21.49, - "globalplace_skip_io__mem__peak": 496640.0, - "globalplace_skip_io__runtime__total": "0:21.49", - "globalroute__antenna__violating__nets": 1, - "globalroute__antenna__violating__pins": 1, - "globalroute__antenna_diodes_count": 1270, - "globalroute__clock__skew__hold": 1.37034, - "globalroute__clock__skew__setup": 0.961071, - "globalroute__cpu__total": 2343.37, - "globalroute__design__core__area": 10761800.0, - "globalroute__design__die__area": 10902200.0, - "globalroute__design__instance__area": 4845020.0, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 3926470.0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 918542, - "globalroute__design__instance__count": 169189, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 53, - "globalroute__design__instance__count__macros": 6, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 93, - "globalroute__design__instance__count__stdcell": 169183, - "globalroute__design__instance__displacement__max": 8.66, - "globalroute__design__instance__displacement__mean": 0.005, - "globalroute__design__instance__displacement__total": 902.78, - "globalroute__design__instance__utilization": 0.450204, - "globalroute__design__instance__utilization__stdcell": 0.134381, - "globalroute__design__io": 143, - "globalroute__design__nets": 78793, - "globalroute__design__rows": 2658, - "globalroute__design__rows__unithd": 2658, - "globalroute__design__sites": 5421363, - "globalroute__design__sites__unithd": 5421363, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 626895, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 399.23, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 636, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__GRT-0243": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 620, - "globalroute__flow__warnings__count__STA-0450": 2, - "globalroute__flow__warnings__type_count": 7, - "globalroute__global_route__fastroute__congestion_rsmt_s": 4.8149e-05, - "globalroute__global_route__fastroute__finalization_s": 0.0421324, - "globalroute__global_route__fastroute__initial_rsmt_s": 3.341e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.0219535, - "globalroute__global_route__fastroute__new_route_l_s": 1.746e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.0100454, - "globalroute__global_route__fastroute__route_l_s": 3.765e-05, - "globalroute__global_route__fastroute__route_z_s": 4.81e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 1.8859e-05, - "globalroute__global_route__vias": 63, - "globalroute__global_route__wirelength": 8601243, - "globalroute__mem__peak": 3164136.0, - "globalroute__power__internal__total": 0.0592018, - "globalroute__power__leakage__total": 3.37358e-07, - "globalroute__power__switching__total": 0.0331363, - "globalroute__power__total": 0.0923385, - "globalroute__route__net": 78541, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 6361510.0, - "globalroute__runtime__total": "6:39.23", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 6, - "globalroute__timing__drv__max_cap_limit": -0.425777, - "globalroute__timing__drv__max_fanout": 56, - "globalroute__timing__drv__max_fanout_limit": 10, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.0201652, - "globalroute__timing__drv__setup_violation_count": 298, - "globalroute__timing__fmax": 235524000.0, - "globalroute__timing__fmax__clock__ext_clk": 58638500.0, - "globalroute__timing__fmax__clock__jtag_tck": 235524000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.00318501, - "globalroute__timing__setup__tns": -369.718, - "globalroute__timing__setup__ws": -2.05364, - "globalroute__utilizatin__before__dpl": 45.0204, - "macro_place__wirelength": 5303710.0, - "placeopt__cpu__total": 66.44, - "placeopt__design__core__area": 10761800.0, - "placeopt__design__die__area": 10902200.0, - "placeopt__design__instance__area": 4724050.0, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 3926470.0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 797577, - "placeopt__design__instance__count": 160122, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 6, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 160116, - "placeopt__design__instance__utilization": 0.438964, - "placeopt__design__instance__utilization__stdcell": 0.116684, - "placeopt__design__io": 143, - "placeopt__design__nets": 72450, - "placeopt__design__rows": 2658, - "placeopt__design__rows__unithd": 2658, - "placeopt__design__sites": 5421363, - "placeopt__design__sites__unithd": 5421363, - "placeopt__elapsed_seconds": 47.48, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 2, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__count__RSZ-0095": 1, - "placeopt__flow__warnings__type_count": 2, - "placeopt__mem__peak": 631124.0, - "placeopt__power__internal__total": 0.033704, - "placeopt__power__leakage__total": 2.78205e-07, - "placeopt__power__switching__total": 0.01209, - "placeopt__power__total": 0.0457943, - "placeopt__runtime__total": "0:47.48", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 2, - "placeopt__timing__drv__hold_violation_count": 853, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.00142051, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 10, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.00786734, - "placeopt__timing__drv__setup_violation_count": 227, - "placeopt__timing__fmax": 244270000.0, - "placeopt__timing__fmax__clock__ext_clk": 56593800.0, - "placeopt__timing__fmax__clock__jtag_tck": 244270000.0, - "placeopt__timing__hold__tns": -1604.5, - "placeopt__timing__hold__ws": -3.01992, - "placeopt__timing__setup__tns": -318.735, - "placeopt__timing__setup__ws": -2.66979, - "run__flow__design": "microwatt", - "run__flow__generate_date": "2026-06-17 08:37", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "ff2dff31-2462-4af5-a21a-f486fae6035c", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "df740b6c0251ad7e1eabefda87b6d3e836dacfdc", - "synth__cpu__total": 196.03, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 4515310.0, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 3926470.0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 588838, - "synth__design__instance__count": 58105, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 6, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 58099, - "synth__design__io": 141, - "synth__design__nets": 61254, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 191.32, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 5, - "synth__flow__warnings__count__ODB-0220": 4, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 452052.0, - "synth__netlist__hash": "8362e56e95b27af28a733f4ff1c72cff53c75fc1", - "synth__runtime__total": "3:11.32", - "total_elapsed_seconds": 1322.68, - "total_time": "0:22:02.680000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/microwatt/rules-base.json b/flow/designs/sky130hd/microwatt/rules-base.json index 2cf4ce58df..8ae83d044a 100644 --- a/flow/designs/sky130hd/microwatt/rules-base.json +++ b/flow/designs/sky130hd/microwatt/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 686000.0, + "value": 677000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 5431496, + "value": 5432658, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 182480, + "value": 184133, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 15868, + "value": 16012, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 15868, + "value": 16012, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -2.5, + "value": -2.71, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -440.0, + "value": -355.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -54,15 +54,15 @@ "compare": ">=" }, "globalroute__antenna_diodes_count": { - "value": 1355, + "value": 1271, "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -2.3, + "value": -2.8, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -365.0, + "value": -373.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 7854871, + "value": 8240415, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -82,31 +82,31 @@ "compare": "<=" }, "detailedroute__antenna__violating__nets": { - "value": 2, + "value": 0, "compare": "<=" }, "detailedroute__antenna_diodes_count": { - "value": 1406, + "value": 1411, "compare": "<=" }, "finish__timing__setup__ws": { - "value": -2.65, + "value": -2.73, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -364.0, + "value": -333.0, "compare": ">=" }, "finish__timing__hold__ws": { - "value": -0.959, + "value": -0.991, "compare": ">=" }, "finish__timing__hold__tns": { - "value": -7.01, + "value": -5.76, "compare": ">=" }, "finish__design__instance__area": { - "value": 5571612, + "value": 5575821, "compare": "<=" } -} +} \ No newline at end of file diff --git a/flow/designs/sky130hd/riscv32i/metadata-base-ok.json b/flow/designs/sky130hd/riscv32i/metadata-base-ok.json deleted file mode 100644 index 90a5d7bf94..0000000000 --- a/flow/designs/sky130hd/riscv32i/metadata-base-ok.json +++ /dev/null @@ -1,509 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 6.0000", - "vclk_clk: 6.0000" - ], - "cts__clock__skew__hold": 0.0545378, - "cts__clock__skew__setup": 0.0545378, - "cts__cpu__total": 63.21, - "cts__design__core__area": 139531, - "cts__design__die__area": 142216, - "cts__design__instance__area": 75230.9, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 75230.9, - "cts__design__instance__count": 7545, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 35, - "cts__design__instance__count__stdcell": 7545, - "cts__design__instance__displacement__max": 12.274, - "cts__design__instance__displacement__mean": 0.052, - "cts__design__instance__displacement__total": 398.213, - "cts__design__instance__utilization": 0.539169, - "cts__design__instance__utilization__stdcell": 0.539169, - "cts__design__io": 167, - "cts__design__nets": 5751, - "cts__design__rows": 137, - "cts__design__rows__unithd": 137, - "cts__design__sites": 111518, - "cts__design__sites__unithd": 111518, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 433293, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 32.65, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 297852.0, - "cts__power__internal__total": 0.0155045, - "cts__power__leakage__total": 2.74702e-08, - "cts__power__switching__total": 0.00733376, - "cts__power__total": 0.0228382, - "cts__route__wirelength__estimated": 191415, - "cts__runtime__total": "0:32.65", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.472619, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.397429, - "cts__timing__drv__setup_violation_count": 457, - "cts__timing__fmax": 151943000.0, - "cts__timing__fmax__clock__clk": 151943000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.574827, - "cts__timing__setup__tns": -126.477, - "cts__timing__setup__ws": -1.11, - "cts__utilizatin__before__dpl": 53.9169, - "design__io__hpwl": 30850796, - "design__violations": 0, - "detailedplace__cpu__total": 3.88, - "detailedplace__design__core__area": 139531, - "detailedplace__design__die__area": 142216, - "detailedplace__design__instance__area": 71162, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 71162, - "detailedplace__design__instance__count": 7308, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 7308, - "detailedplace__design__instance__displacement__max": 11.478, - "detailedplace__design__instance__displacement__mean": 1.566, - "detailedplace__design__instance__displacement__total": 11450.5, - "detailedplace__design__instance__utilization": 0.510007, - "detailedplace__design__instance__utilization__stdcell": 0.510007, - "detailedplace__design__io": 167, - "detailedplace__design__nets": 5607, - "detailedplace__design__rows": 137, - "detailedplace__design__rows__unithd": 137, - "detailedplace__design__sites": 111518, - "detailedplace__design__sites__unithd": 111518, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 9001760.0, - "detailedplace__dpl__hpwl__delta__percent": 5, - "detailedplace__elapsed_seconds": 2.81, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 0, - "detailedplace__flow__warnings__type_count": 0, - "detailedplace__mem__peak": 171640.0, - "detailedplace__power__internal__total": 0.0118911, - "detailedplace__power__leakage__total": 2.55171e-08, - "detailedplace__power__switching__total": 0.00418733, - "detailedplace__power__total": 0.0160784, - "detailedplace__route__wirelength__estimated": 185298, - "detailedplace__runtime__total": "0:02.81", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.472619, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.394345, - "detailedplace__timing__drv__setup_violation_count": 635, - "detailedplace__timing__fmax": 140997000.0, - "detailedplace__timing__fmax__clock__clk": 140997000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.56078, - "detailedplace__timing__setup__tns": -413.638, - "detailedplace__timing__setup__ws": -1.98023, - "detailedplace__utilizatin__before__dpl": 51.0007, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 8, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 11, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 2, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.868e-05, - "detailedroute__global_route__fastroute__finalization_s": 8.274e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 2.713e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00191822, - "detailedroute__global_route__fastroute__new_route_l_s": 4.64e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.2e-07, - "detailedroute__global_route__fastroute__route_l_s": 1.486e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.72e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 7.25e-06, - "detailedroute__global_route__vias": 66, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 60, - "detailedroute__route__drc_errors__iter__1": 0, - "detailedroute__route__drc_errors__iter__2": 139, - "detailedroute__route__drc_errors__iter__3": 6, - "detailedroute__route__drc_errors__iter__4": 0, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 5763, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 50326, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 50326, - "detailedroute__route__wirelength": 272132, - "detailedroute__route__wirelength__iter__0": 272175, - "detailedroute__route__wirelength__iter__1": 272132, - "detailedroute__route__wirelength__iter__2": 272054, - "detailedroute__route__wirelength__iter__3": 272115, - "detailedroute__route__wirelength__iter__4": 272124, - "detailedroute__route__wirelength__iter__5": 272103, - "detailedroute__utilizatin__before__dpl": 54.1518, - "finish__clock__skew__hold": 0.0627375, - "finish__clock__skew__setup": 0.0627375, - "finish__cpu__total": 10.81, - "finish__design__core__area": 139531, - "finish__design__die__area": 142216, - "finish__design__instance__area": 75558.7, - "finish__design__instance__area__class__antenna_cell": 30.0288, - "finish__design__instance__area__class__clock_buffer": 2957.84, - "finish__design__instance__area__class__clock_inverter": 449.181, - "finish__design__instance__area__class__fill_cell": 63972.6, - "finish__design__instance__area__class__inverter": 449.181, - "finish__design__instance__area__class__multi_input_combinational_cell": 30376.6, - "finish__design__instance__area__class__sequential_cell": 31550.3, - "finish__design__instance__area__class__tap_cell": 2347.25, - "finish__design__instance__area__class__timing_repair_buffer": 7398.35, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 75558.7, - "finish__design__instance__count": 19161, - "finish__design__instance__count__class__antenna_cell": 12, - "finish__design__instance__count__class__clock_buffer": 148, - "finish__design__instance__count__class__clock_inverter": 57, - "finish__design__instance__count__class__fill_cell": 11590, - "finish__design__instance__count__class__inverter": 117, - "finish__design__instance__count__class__multi_input_combinational_cell": 3440, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__tap_cell": 1876, - "finish__design__instance__count__class__timing_repair_buffer": 865, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 7571, - "finish__design__instance__utilization": 0.541518, - "finish__design__instance__utilization__stdcell": 0.541518, - "finish__design__io": 167, - "finish__design__nets": 5765, - "finish__design__rows": 137, - "finish__design__rows__unithd": 137, - "finish__design__sites": 111518, - "finish__design__sites__unithd": 111518, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79996, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 3.12589e-05, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000285831, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000309238, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79971, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000309238, - "finish__elapsed_seconds": 6.3, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 4, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 3, - "finish__mem__peak": 330620.0, - "finish__power__internal__total": 0.0155646, - "finish__power__leakage__total": 2.7585e-08, - "finish__power__switching__total": 0.00756356, - "finish__power__total": 0.0231281, - "finish__runtime__total": "0:06.30", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.564503, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.283157, - "finish__timing__drv__setup_violation_count": 428, - "finish__timing__fmax": 151036000.0, - "finish__timing__fmax__clock__clk": 151036000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.573511, - "finish__timing__setup__tns": -112.759, - "finish__timing__setup__ws": -1.06955, - "finish__timing__wns_percent_delay": -16.096019, - "finish_merge__cpu__total": 1.7, - "finish_merge__elapsed_seconds": 1.94, - "finish_merge__mem__peak": 475024.0, - "finish_merge__runtime__total": "0:01.94", - "floorplan__cpu__total": 1.66, - "floorplan__design__core__area": 139531, - "floorplan__design__die__area": 142216, - "floorplan__design__instance__area": 61218.7, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 61218.7, - "floorplan__design__instance__count": 4613, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 4613, - "floorplan__design__instance__utilization": 0.438745, - "floorplan__design__instance__utilization__stdcell": 0.438745, - "floorplan__design__io": 165, - "floorplan__design__nets": 4786, - "floorplan__design__rows": 137, - "floorplan__design__rows__unithd": 137, - "floorplan__design__sites": 111518, - "floorplan__design__sites__unithd": 111518, - "floorplan__elapsed_seconds": 1.28, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__type_count": 1, - "floorplan__mem__peak": 148492.0, - "floorplan__power__internal__total": 0.0106989, - "floorplan__power__leakage__total": 2.14146e-08, - "floorplan__power__switching__total": 0.00171248, - "floorplan__power__total": 0.0124114, - "floorplan__runtime__total": "0:01.28", - "floorplan__timing__fmax": 136918000.0, - "floorplan__timing__fmax__clock__clk": 136918000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.503445, - "floorplan__timing__setup__tns": -563.976, - "floorplan__timing__setup__ws": -1.30363, - "flow__errors__count": 0, - "flow__warnings__count": 0, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 0, - "globalplace__cpu__total": 129.51, - "globalplace__design__core__area": 139531, - "globalplace__design__die__area": 142216, - "globalplace__design__instance__area": 71162, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 71162, - "globalplace__design__instance__count": 7308, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 7308, - "globalplace__design__instance__utilization": 0.510007, - "globalplace__design__instance__utilization__stdcell": 0.510007, - "globalplace__design__io": 167, - "globalplace__design__nets": 5607, - "globalplace__design__rows": 137, - "globalplace__design__rows__unithd": 137, - "globalplace__design__sites": 111518, - "globalplace__design__sites__unithd": 111518, - "globalplace__elapsed_seconds": 9.76, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 306172.0, - "globalplace__power__internal__total": 0.0118899, - "globalplace__power__leakage__total": 2.55171e-08, - "globalplace__power__switching__total": 0.00418167, - "globalplace__power__total": 0.0160716, - "globalplace__runtime__total": "0:09.76", - "globalplace__timing__fmax": 141614000.0, - "globalplace__timing__fmax__clock__clk": 141614000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.565688, - "globalplace__timing__setup__tns": -397.975, - "globalplace__timing__setup__ws": -1.89148, - "globalplace_io__cpu__total": 0.38, - "globalplace_io__elapsed_seconds": 0.44, - "globalplace_io__mem__peak": 136160.0, - "globalplace_io__runtime__total": "0:00.44", - "globalplace_skip_io__cpu__total": 27.61, - "globalplace_skip_io__elapsed_seconds": 1.36, - "globalplace_skip_io__mem__peak": 141500.0, - "globalplace_skip_io__runtime__total": "0:01.36", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 4, - "globalroute__clock__skew__hold": 0.0534375, - "globalroute__clock__skew__setup": 0.0534375, - "globalroute__cpu__total": 819.8, - "globalroute__design__core__area": 139531, - "globalroute__design__die__area": 142216, - "globalroute__design__instance__area": 75538.7, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 75538.7, - "globalroute__design__instance__count": 7563, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 15, - "globalroute__design__instance__count__stdcell": 7563, - "globalroute__design__instance__displacement__max": 7.32, - "globalroute__design__instance__displacement__mean": 0.023, - "globalroute__design__instance__displacement__total": 179.72, - "globalroute__design__instance__utilization": 0.541374, - "globalroute__design__instance__utilization__stdcell": 0.541374, - "globalroute__design__io": 167, - "globalroute__design__nets": 5765, - "globalroute__design__rows": 137, - "globalroute__design__rows__unithd": 137, - "globalroute__design__sites": 111518, - "globalroute__design__sites__unithd": 111518, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 182725, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 105.76, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 53, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 40, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00010481, - "globalroute__global_route__fastroute__finalization_s": 0.00370368, - "globalroute__global_route__fastroute__initial_rsmt_s": 8.568e-05, - "globalroute__global_route__fastroute__monotonic_s": 0.00178867, - "globalroute__global_route__fastroute__new_route_l_s": 1.562e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 4.5e-07, - "globalroute__global_route__fastroute__route_l_s": 3.879e-05, - "globalroute__global_route__fastroute__route_z_s": 2.54e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 2.245e-05, - "globalroute__global_route__vias": 213, - "globalroute__global_route__wirelength": 382639, - "globalroute__mem__peak": 441480.0, - "globalroute__power__internal__total": 0.0155911, - "globalroute__power__leakage__total": 2.75849e-08, - "globalroute__power__switching__total": 0.00822785, - "globalroute__power__total": 0.023819, - "globalroute__route__net": 5749, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 192115, - "globalroute__runtime__total": "1:45.76", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.535136, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.32629, - "globalroute__timing__drv__setup_violation_count": 541, - "globalroute__timing__fmax": 145784000.0, - "globalroute__timing__fmax__clock__clk": 145784000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.605715, - "globalroute__timing__setup__tns": -222.53, - "globalroute__timing__setup__ws": -1.24933, - "globalroute__utilizatin__before__dpl": 54.1374, - "placeopt__cpu__total": 3.48, - "placeopt__design__core__area": 139531, - "placeopt__design__die__area": 142216, - "placeopt__design__instance__area": 71162, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 71162, - "placeopt__design__instance__count": 7308, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 7308, - "placeopt__design__instance__utilization": 0.510007, - "placeopt__design__instance__utilization__stdcell": 0.510007, - "placeopt__design__io": 167, - "placeopt__design__nets": 5607, - "placeopt__design__rows": 137, - "placeopt__design__rows__unithd": 137, - "placeopt__design__sites": 111518, - "placeopt__design__sites__unithd": 111518, - "placeopt__elapsed_seconds": 2.46, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 0, - "placeopt__flow__warnings__type_count": 0, - "placeopt__mem__peak": 166340.0, - "placeopt__power__internal__total": 0.0118899, - "placeopt__power__leakage__total": 2.55171e-08, - "placeopt__power__switching__total": 0.00418167, - "placeopt__power__total": 0.0160716, - "placeopt__runtime__total": "0:02.46", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.47275, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.386916, - "placeopt__timing__drv__setup_violation_count": 635, - "placeopt__timing__fmax": 141614000.0, - "placeopt__timing__fmax__clock__clk": 141614000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.565688, - "placeopt__timing__setup__tns": -397.975, - "placeopt__timing__setup__ws": -1.89148, - "run__flow__design": "riscv32i", - "run__flow__generate_date": "2026-06-17 07:54", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hd", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "797106ee-10d5-41e9-9ba5-b2821c534cd2", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "1091eeb4c950a6ac404b0856fcaffac8c2ea36ae", - "synth__cpu__total": 11.04, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 63319.5, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 63319.5, - "synth__design__instance__count": 4997, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 4997, - "synth__design__io": 165, - "synth__design__nets": 5170, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 11.5, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 0, - "synth__flow__warnings__type_count": 0, - "synth__mem__peak": 69608.0, - "synth__netlist__hash": "1166e7e0673959c4cb9320d475b77fd211a25229", - "synth__runtime__total": "0:11.50", - "total_elapsed_seconds": 176.26, - "total_time": "0:02:56.260000" -} \ No newline at end of file diff --git a/flow/designs/sky130hd/riscv32i/rules-base.json b/flow/designs/sky130hd/riscv32i/rules-base.json index 709dafe958..66aac29df7 100644 --- a/flow/designs/sky130hd/riscv32i/rules-base.json +++ b/flow/designs/sky130hd/riscv32i/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 70000.0, + "value": 72800.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 77028, + "value": 81836, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 8393, + "value": 8404, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 636, + "value": 731, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 636, + "value": 731, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -1.99, + "value": -1.41, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -148.0, + "value": -128.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -2.05, + "value": -1.55, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -304.0, + "value": -224.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 294316, + "value": 312952, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -1.85, + "value": -1.37, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -169.0, + "value": -114.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 83703, + "value": 86893, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hs/aes/metadata-base-ok.json b/flow/designs/sky130hs/aes/metadata-base-ok.json deleted file mode 100644 index ae323d689e..0000000000 --- a/flow/designs/sky130hs/aes/metadata-base-ok.json +++ /dev/null @@ -1,525 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 2.8000", - "vclk_clk: 2.8000" - ], - "cts__clock__skew__hold": 0.0252842, - "cts__clock__skew__setup": 0.0252842, - "cts__cpu__total": 20.28, - "cts__design__core__area": 260451, - "cts__design__die__area": 266106, - "cts__design__instance__area": 146706, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 146706, - "cts__design__instance__count": 17148, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 34, - "cts__design__instance__count__stdcell": 17148, - "cts__design__instance__displacement__max": 9.54, - "cts__design__instance__displacement__mean": 0.028, - "cts__design__instance__displacement__total": 493.831, - "cts__design__instance__utilization": 0.563276, - "cts__design__instance__utilization__stdcell": 0.563276, - "cts__design__io": 390, - "cts__design__nets": 14515, - "cts__design__rows": 153, - "cts__design__rows__unit": 153, - "cts__design__sites": 162945, - "cts__design__sites__unit": 162945, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 265217, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 11.84, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 364664.0, - "cts__power__internal__total": 0.561789, - "cts__power__leakage__total": 1.49761e-06, - "cts__power__switching__total": 0.370554, - "cts__power__total": 0.932344, - "cts__route__wirelength__estimated": 466382, - "cts__runtime__total": "0:11.84", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.0503865, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.0600787, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 357380000.0, - "cts__timing__fmax__clock__clk": 357380000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.317017, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.00185874, - "cts__utilizatin__before__dpl": 56.3276, - "design__io__hpwl": 66792791, - "design__violations": 0, - "detailedplace__cpu__total": 12.07, - "detailedplace__design__core__area": 260451, - "detailedplace__design__die__area": 266106, - "detailedplace__design__instance__area": 140699, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 140699, - "detailedplace__design__instance__count": 16887, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 16887, - "detailedplace__design__instance__displacement__max": 24.604, - "detailedplace__design__instance__displacement__mean": 2.164, - "detailedplace__design__instance__displacement__total": 36549.6, - "detailedplace__design__instance__utilization": 0.540213, - "detailedplace__design__instance__utilization__stdcell": 0.540213, - "detailedplace__design__io": 390, - "detailedplace__design__nets": 14362, - "detailedplace__design__rows": 153, - "detailedplace__design__rows__unit": 153, - "detailedplace__design__sites": 162945, - "detailedplace__design__sites__unit": 162945, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 23541100.0, - "detailedplace__dpl__hpwl__delta__percent": 5, - "detailedplace__elapsed_seconds": 8.54, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 246756.0, - "detailedplace__power__internal__total": 0.54887, - "detailedplace__power__leakage__total": 1.45468e-06, - "detailedplace__power__switching__total": 0.35996, - "detailedplace__power__total": 0.908831, - "detailedplace__route__wirelength__estimated": 481567, - "detailedplace__runtime__total": "0:08.54", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.0503865, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.0600563, - "detailedplace__timing__drv__setup_violation_count": 57, - "detailedplace__timing__fmax": 339188000.0, - "detailedplace__timing__fmax__clock__clk": 339188000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.298547, - "detailedplace__timing__setup__tns": -2.81627, - "detailedplace__timing__setup__ws": -0.148218, - "detailedplace__utilizatin__before__dpl": 54.0213, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 5, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 2.755e-05, - "detailedroute__global_route__fastroute__finalization_s": 0.00111226, - "detailedroute__global_route__fastroute__initial_rsmt_s": 5.075e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00180334, - "detailedroute__global_route__fastroute__new_route_l_s": 3.35e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.4e-07, - "detailedroute__global_route__fastroute__route_l_s": 1.819e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.64e-06, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 5.9e-06, - "detailedroute__global_route__vias": 43, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 50, - "detailedroute__route__drc_errors__iter__1": 36, - "detailedroute__route__drc_errors__iter__2": 8, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 264, - "detailedroute__route__drc_errors__iter__5": 72, - "detailedroute__route__drc_errors__iter__6": 9, - "detailedroute__route__drc_errors__iter__7": 7, - "detailedroute__route__drc_errors__iter__8": 7, - "detailedroute__route__drc_errors__iter__9": 0, - "detailedroute__route__net": 14820, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 121549, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 121549, - "detailedroute__route__wirelength": 596755, - "detailedroute__route__wirelength__iter__0": 596772, - "detailedroute__route__wirelength__iter__1": 596760, - "detailedroute__route__wirelength__iter__2": 596766, - "detailedroute__route__wirelength__iter__3": 596755, - "detailedroute__route__wirelength__iter__4": 596761, - "detailedroute__route__wirelength__iter__5": 596778, - "detailedroute__route__wirelength__iter__6": 596751, - "detailedroute__route__wirelength__iter__7": 596748, - "detailedroute__route__wirelength__iter__8": 596748, - "detailedroute__route__wirelength__iter__9": 596749, - "detailedroute__utilizatin__before__dpl": 58.7628, - "finish__clock__skew__hold": 0.0278195, - "finish__clock__skew__setup": 0.0278195, - "finish__cpu__total": 20.63, - "finish__design__core__area": 260451, - "finish__design__die__area": 266106, - "finish__design__instance__area": 153048, - "finish__design__instance__area__class__antenna_cell": 60.7392, - "finish__design__instance__area__class__clock_buffer": 4143.05, - "finish__design__instance__area__class__clock_inverter": 1414.58, - "finish__design__instance__area__class__fill_cell": 107403, - "finish__design__instance__area__class__inverter": 202.997, - "finish__design__instance__area__class__multi_input_combinational_cell": 94297.6, - "finish__design__instance__area__class__sequential_cell": 17504.1, - "finish__design__instance__area__class__tap_cell": 4459.54, - "finish__design__instance__area__class__timing_repair_buffer": 30965.8, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 153048, - "finish__design__instance__count": 35026, - "finish__design__instance__count__class__antenna_cell": 19, - "finish__design__instance__count__class__clock_buffer": 140, - "finish__design__instance__count__class__clock_inverter": 86, - "finish__design__instance__count__class__fill_cell": 17552, - "finish__design__instance__count__class__inverter": 41, - "finish__design__instance__count__class__multi_input_combinational_cell": 10441, - "finish__design__instance__count__class__sequential_cell": 562, - "finish__design__instance__count__class__tap_cell": 2790, - "finish__design__instance__count__class__timing_repair_buffer": 3395, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 17474, - "finish__design__instance__utilization": 0.587628, - "finish__design__instance__utilization__stdcell": 0.587628, - "finish__design__io": 390, - "finish__design__nets": 14822, - "finish__design__rows": 153, - "finish__design__rows__unit": 153, - "finish__design__sites": 162945, - "finish__design__sites__unit": 162945, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.7988, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00109646, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00690329, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00372435, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.7931, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00372435, - "finish__elapsed_seconds": 15.77, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 526136.0, - "finish__power__internal__total": 0.592775, - "finish__power__leakage__total": 1.54067e-06, - "finish__power__switching__total": 0.438101, - "finish__power__total": 1.03088, - "finish__runtime__total": "0:15.77", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.122172, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.126505, - "finish__timing__drv__setup_violation_count": 1, - "finish__timing__fmax": 356534000.0, - "finish__timing__fmax__clock__clk": 356534000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.321058, - "finish__timing__setup__tns": -0.00478351, - "finish__timing__setup__ws": -0.00478351, - "finish__timing__wns_percent_delay": -0.148759, - "finish_merge__cpu__total": 2.17, - "finish_merge__elapsed_seconds": 2.46, - "finish_merge__mem__peak": 513124.0, - "finish_merge__runtime__total": "0:02.46", - "floorplan__cpu__total": 3.36, - "floorplan__design__core__area": 260451, - "floorplan__design__die__area": 266106, - "floorplan__design__instance__area": 104799, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 104799, - "floorplan__design__instance__count": 11027, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 11027, - "floorplan__design__instance__utilization": 0.402375, - "floorplan__design__instance__utilization__stdcell": 0.402375, - "floorplan__design__io": 388, - "floorplan__design__nets": 11290, - "floorplan__design__rows": 153, - "floorplan__design__rows__unit": 153, - "floorplan__design__sites": 162945, - "floorplan__design__sites__unit": 162945, - "floorplan__elapsed_seconds": 2.56, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 197476.0, - "floorplan__power__internal__total": 0.469872, - "floorplan__power__leakage__total": 1.01867e-06, - "floorplan__power__switching__total": 0.14793, - "floorplan__power__total": 0.617803, - "floorplan__runtime__total": "0:02.56", - "floorplan__timing__fmax": 147897000.0, - "floorplan__timing__fmax__clock__clk": 147897000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.281629, - "floorplan__timing__setup__tns": -565.867, - "floorplan__timing__setup__ws": -3.96148, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 213.8, - "globalplace__design__core__area": 260451, - "globalplace__design__die__area": 266106, - "globalplace__design__instance__area": 140699, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 140699, - "globalplace__design__instance__count": 16887, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 16887, - "globalplace__design__instance__utilization": 0.540213, - "globalplace__design__instance__utilization__stdcell": 0.540213, - "globalplace__design__io": 390, - "globalplace__design__nets": 14362, - "globalplace__design__rows": 153, - "globalplace__design__rows__unit": 153, - "globalplace__design__sites": 162945, - "globalplace__design__sites__unit": 162945, - "globalplace__elapsed_seconds": 26.93, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 1, - "globalplace__mem__peak": 489896.0, - "globalplace__power__internal__total": 0.549018, - "globalplace__power__leakage__total": 1.45468e-06, - "globalplace__power__switching__total": 0.365095, - "globalplace__power__total": 0.914114, - "globalplace__runtime__total": "0:26.93", - "globalplace__timing__fmax": 333641000.0, - "globalplace__timing__fmax__clock__clk": 333641000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.291469, - "globalplace__timing__setup__tns": -3.56044, - "globalplace__timing__setup__ws": -0.197229, - "globalplace_io__cpu__total": 1.29, - "globalplace_io__elapsed_seconds": 1.38, - "globalplace_io__mem__peak": 171020.0, - "globalplace_io__runtime__total": "0:01.38", - "globalplace_skip_io__cpu__total": 51.95, - "globalplace_skip_io__elapsed_seconds": 3.09, - "globalplace_skip_io__mem__peak": 187664.0, - "globalplace_skip_io__runtime__total": "0:03.09", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 14, - "globalroute__clock__skew__hold": 0.0325347, - "globalroute__clock__skew__setup": 0.0325347, - "globalroute__cpu__total": 871.83, - "globalroute__design__core__area": 260451, - "globalroute__design__die__area": 266106, - "globalroute__design__instance__area": 153032, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 153032, - "globalroute__design__instance__count": 17469, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 290, - "globalroute__design__instance__count__stdcell": 17469, - "globalroute__design__instance__displacement__max": 21.93, - "globalroute__design__instance__displacement__mean": 0.287, - "globalroute__design__instance__displacement__total": 5010.78, - "globalroute__design__instance__utilization": 0.587566, - "globalroute__design__instance__utilization__stdcell": 0.587566, - "globalroute__design__io": 390, - "globalroute__design__nets": 14822, - "globalroute__design__rows": 153, - "globalroute__design__rows__unit": 153, - "globalroute__design__sites": 162945, - "globalroute__design__sites__unit": 162945, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 3634150.0, - "globalroute__dpl__hpwl__delta__percent": 1, - "globalroute__elapsed_seconds": 98.47, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 14, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 5, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.000355089, - "globalroute__global_route__fastroute__finalization_s": 0.00811485, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00024345, - "globalroute__global_route__fastroute__monotonic_s": 0.00348248, - "globalroute__global_route__fastroute__new_route_l_s": 5.883e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 2.2e-07, - "globalroute__global_route__fastroute__route_l_s": 9.326e-05, - "globalroute__global_route__fastroute__route_z_s": 1.982e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 7.45e-05, - "globalroute__global_route__vias": 706, - "globalroute__global_route__wirelength": 872323, - "globalroute__mem__peak": 641652.0, - "globalroute__power__internal__total": 0.593262, - "globalroute__power__leakage__total": 1.54067e-06, - "globalroute__power__switching__total": 0.475433, - "globalroute__power__total": 1.0687, - "globalroute__route__net": 14513, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 477448, - "globalroute__runtime__total": "1:38.47", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.131805, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.120869, - "globalroute__timing__drv__setup_violation_count": 56, - "globalroute__timing__fmax": 348957000.0, - "globalroute__timing__fmax__clock__clk": 348957000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.354399, - "globalroute__timing__setup__tns": -1.08284, - "globalroute__timing__setup__ws": -0.0656799, - "globalroute__utilizatin__before__dpl": 58.7566, - "placeopt__cpu__total": 10.03, - "placeopt__design__core__area": 260451, - "placeopt__design__die__area": 266106, - "placeopt__design__instance__area": 140699, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 140699, - "placeopt__design__instance__count": 16887, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 16887, - "placeopt__design__instance__utilization": 0.540213, - "placeopt__design__instance__utilization__stdcell": 0.540213, - "placeopt__design__io": 390, - "placeopt__design__nets": 14362, - "placeopt__design__rows": 153, - "placeopt__design__rows__unit": 153, - "placeopt__design__sites": 162945, - "placeopt__design__sites__unit": 162945, - "placeopt__elapsed_seconds": 6.62, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 330688.0, - "placeopt__power__internal__total": 0.549018, - "placeopt__power__leakage__total": 1.45468e-06, - "placeopt__power__switching__total": 0.365095, - "placeopt__power__total": 0.914114, - "placeopt__runtime__total": "0:06.62", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0544435, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.0639132, - "placeopt__timing__drv__setup_violation_count": 61, - "placeopt__timing__fmax": 333641000.0, - "placeopt__timing__fmax__clock__clk": 333641000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.291469, - "placeopt__timing__setup__tns": -3.56044, - "placeopt__timing__setup__ws": -0.197229, - "run__flow__design": "aes", - "run__flow__generate_date": "2026-06-17 08:01", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hs", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "0f5a8bc4-e6c6-4a49-a0cc-7c435dbf2428", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "99d2cc38bbf65e6dcbb229c66ff97c9212eb1fea", - "synth__cpu__total": 39.29, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 104799, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 104799, - "synth__design__instance__count": 11027, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 11027, - "synth__design__io": 388, - "synth__design__nets": 11290, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 39.77, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 2, - "synth__flow__warnings__count__ODB-0220": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 147776.0, - "synth__netlist__hash": "87e89ea6e953310a2702b0881810f42a4378df42", - "synth__runtime__total": "0:39.77", - "total_elapsed_seconds": 217.43, - "total_time": "0:03:37.430000" -} \ No newline at end of file diff --git a/flow/designs/sky130hs/aes/rules-base.json b/flow/designs/sky130hs/aes/rules-base.json index bc076493df..6465fd8fa6 100644 --- a/flow/designs/sky130hs/aes/rules-base.json +++ b/flow/designs/sky130hs/aes/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 118000.0, + "value": 121000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 159595, + "value": 161804, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 19233, + "value": 19420, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 1492, + "value": 1689, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 1492, + "value": 1689, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.198, + "value": -0.206, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -1.73, + "value": -1.64, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 655683, + "value": 686268, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.14, + "value": -0.145, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -0.56, + "value": -0.565, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 172963, + "value": 176005, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hs/jpeg/metadata-base-ok.json b/flow/designs/sky130hs/jpeg/metadata-base-ok.json deleted file mode 100644 index adb45b073d..0000000000 --- a/flow/designs/sky130hs/jpeg/metadata-base-ok.json +++ /dev/null @@ -1,525 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 4.0000", - "vclk_clk: 4.0000" - ], - "cts__clock__skew__hold": 0.0477367, - "cts__clock__skew__setup": 0.0477367, - "cts__cpu__total": 43.85, - "cts__design__core__area": 1216330.0, - "cts__design__die__area": 1228320.0, - "cts__design__instance__area": 682691, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 682691, - "cts__design__instance__count": 50066, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 0, - "cts__design__instance__count__stdcell": 50066, - "cts__design__instance__displacement__max": 0, - "cts__design__instance__displacement__mean": 0, - "cts__design__instance__displacement__total": 0, - "cts__design__instance__utilization": 0.56127, - "cts__design__instance__utilization__stdcell": 0.56127, - "cts__design__io": 49, - "cts__design__nets": 46086, - "cts__design__rows": 331, - "cts__design__rows__unit": 331, - "cts__design__sites": 760969, - "cts__design__sites__unit": 760969, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 0, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 23.94, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 1, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__type_count": 1, - "cts__mem__peak": 572924.0, - "cts__power__internal__total": 1.232, - "cts__power__leakage__total": 1.11366e-05, - "cts__power__switching__total": 0.462391, - "cts__power__total": 1.6944, - "cts__route__wirelength__estimated": 1191670.0, - "cts__runtime__total": "0:23.94", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.144615, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.108836, - "cts__timing__drv__setup_violation_count": 0, - "cts__timing__fmax": 256256000.0, - "cts__timing__fmax__clock__clk": 256256000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.188227, - "cts__timing__setup__tns": 0, - "cts__timing__setup__ws": 0.0976543, - "cts__utilizatin__before__dpl": 56.127, - "design__io__hpwl": 12109204, - "design__violations": 0, - "detailedplace__cpu__total": 34.33, - "detailedplace__design__core__area": 1216330.0, - "detailedplace__design__die__area": 1228320.0, - "detailedplace__design__instance__area": 646989, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 646989, - "detailedplace__design__instance__count": 48649, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 48649, - "detailedplace__design__instance__displacement__max": 13.889, - "detailedplace__design__instance__displacement__mean": 2.253, - "detailedplace__design__instance__displacement__total": 109637, - "detailedplace__design__instance__utilization": 0.531918, - "detailedplace__design__instance__utilization__stdcell": 0.531918, - "detailedplace__design__io": 49, - "detailedplace__design__nets": 45333, - "detailedplace__design__rows": 331, - "detailedplace__design__rows__unit": 331, - "detailedplace__design__sites": 760969, - "detailedplace__design__sites__unit": 760969, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 107066000.0, - "detailedplace__dpl__hpwl__delta__percent": 10, - "detailedplace__elapsed_seconds": 24.39, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 449628.0, - "detailedplace__power__internal__total": 1.18082, - "detailedplace__power__leakage__total": 1.08961e-05, - "detailedplace__power__switching__total": 0.419766, - "detailedplace__power__total": 1.60059, - "detailedplace__route__wirelength__estimated": 1166970.0, - "detailedplace__runtime__total": "0:24.39", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.14608, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.113781, - "detailedplace__timing__drv__setup_violation_count": 0, - "detailedplace__timing__fmax": 257103000.0, - "detailedplace__timing__fmax__clock__clk": 257103000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.184967, - "detailedplace__timing__setup__tns": 0, - "detailedplace__timing__setup__ws": 0.110509, - "detailedplace__utilizatin__before__dpl": 53.1918, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 47, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 49, - "detailedroute__flow__warnings__count__DRT-0120": 36, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__GRT-0243": 1, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 5, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 0.00014789, - "detailedroute__global_route__fastroute__finalization_s": 0.00250184, - "detailedroute__global_route__fastroute__initial_rsmt_s": 5.898e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00182389, - "detailedroute__global_route__fastroute__new_route_l_s": 1.623e-05, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.9e-07, - "detailedroute__global_route__fastroute__route_l_s": 6.353e-05, - "detailedroute__global_route__fastroute__route_z_s": 1.016e-05, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 2.01e-05, - "detailedroute__global_route__vias": 112, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 137, - "detailedroute__route__drc_errors__iter__1": 13, - "detailedroute__route__drc_errors__iter__2": 4, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 8, - "detailedroute__route__drc_errors__iter__5": 0, - "detailedroute__route__net": 46087, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 265766, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 265766, - "detailedroute__route__wirelength": 1352107, - "detailedroute__route__wirelength__iter__0": 1352145, - "detailedroute__route__wirelength__iter__1": 1352110, - "detailedroute__route__wirelength__iter__2": 1352113, - "detailedroute__route__wirelength__iter__3": 1352107, - "detailedroute__route__wirelength__iter__4": 1352106, - "detailedroute__route__wirelength__iter__5": 1352107, - "detailedroute__utilizatin__before__dpl": 56.189, - "finish__clock__skew__hold": 0.0499009, - "finish__clock__skew__setup": 0.0499009, - "finish__cpu__total": 60.27, - "finish__design__core__area": 1216330.0, - "finish__design__die__area": 1228320.0, - "finish__design__instance__area": 683445, - "finish__design__instance__area__class__antenna_cell": 354.845, - "finish__design__instance__area__class__clock_buffer": 26073.1, - "finish__design__instance__area__class__clock_inverter": 9628.76, - "finish__design__instance__area__class__fill_cell": 532887, - "finish__design__instance__area__class__inverter": 3455.74, - "finish__design__instance__area__class__multi_input_combinational_cell": 416559, - "finish__design__instance__area__class__sequential_cell": 194465, - "finish__design__instance__area__class__tap_cell": 21023.8, - "finish__design__instance__area__class__timing_repair_buffer": 11885.7, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 683445, - "finish__design__instance__count": 122307, - "finish__design__instance__count__class__antenna_cell": 111, - "finish__design__instance__count__class__clock_buffer": 818, - "finish__design__instance__count__class__clock_inverter": 599, - "finish__design__instance__count__class__fill_cell": 72127, - "finish__design__instance__count__class__inverter": 718, - "finish__design__instance__count__class__multi_input_combinational_cell": 29026, - "finish__design__instance__count__class__sequential_cell": 4513, - "finish__design__instance__count__class__tap_cell": 13153, - "finish__design__instance__count__class__timing_repair_buffer": 1242, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 50180, - "finish__design__instance__utilization": 0.56189, - "finish__design__instance__utilization__stdcell": 0.56189, - "finish__design__io": 49, - "finish__design__nets": 46089, - "finish__design__rows": 331, - "finish__design__rows__unit": 331, - "finish__design__sites": 760969, - "finish__design__sites__unit": 760969, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79962, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 0.00037862, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.00428123, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.00407723, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79572, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.00407723, - "finish__elapsed_seconds": 46.62, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 1275268.0, - "finish__power__internal__total": 1.23126, - "finish__power__leakage__total": 1.11439e-05, - "finish__power__switching__total": 0.4667, - "finish__power__total": 1.69797, - "finish__runtime__total": "0:46.62", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 1, - "finish__timing__drv__max_cap_limit": -0.0150225, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 8, - "finish__timing__drv__max_slew_limit": -0.0334003, - "finish__timing__drv__setup_violation_count": 0, - "finish__timing__fmax": 257734000.0, - "finish__timing__fmax__clock__clk": 257734000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.186443, - "finish__timing__setup__tns": 0, - "finish__timing__setup__ws": 0.120024, - "finish__timing__wns_percent_delay": 2.763003, - "finish_merge__cpu__total": 3.52, - "finish_merge__elapsed_seconds": 3.86, - "finish_merge__mem__peak": 634124.0, - "finish_merge__runtime__total": "0:03.86", - "floorplan__cpu__total": 90.43, - "floorplan__design__core__area": 1216330.0, - "floorplan__design__die__area": 1228320.0, - "floorplan__design__instance__area": 614048, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 614048, - "floorplan__design__instance__count": 34258, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__setup_buffer": 0, - "floorplan__design__instance__count__stdcell": 34258, - "floorplan__design__instance__utilization": 0.504835, - "floorplan__design__instance__utilization__stdcell": 0.504835, - "floorplan__design__io": 47, - "floorplan__design__nets": 44093, - "floorplan__design__rows": 331, - "floorplan__design__rows__unit": 331, - "floorplan__design__sites": 760969, - "floorplan__design__sites__unit": 760969, - "floorplan__elapsed_seconds": 59.5, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 4, - "floorplan__flow__warnings__count__EST-0027": 1, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__count__RSZ-0062": 1, - "floorplan__flow__warnings__type_count": 4, - "floorplan__mem__peak": 325588.0, - "floorplan__power__internal__total": 1.21461, - "floorplan__power__leakage__total": 1.07193e-05, - "floorplan__power__switching__total": 0.292311, - "floorplan__power__total": 1.50693, - "floorplan__runtime__total": "0:59.50", - "floorplan__timing__fmax": 64090300.0, - "floorplan__timing__fmax__clock__clk": 64090300.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.179995, - "floorplan__timing__setup__tns": -22423.7, - "floorplan__timing__setup__ws": -11.603, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 954.3, - "globalplace__design__core__area": 1216330.0, - "globalplace__design__die__area": 1228320.0, - "globalplace__design__instance__area": 646989, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 646989, - "globalplace__design__instance__count": 48649, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 48649, - "globalplace__design__instance__utilization": 0.531918, - "globalplace__design__instance__utilization__stdcell": 0.531918, - "globalplace__design__io": 49, - "globalplace__design__nets": 45333, - "globalplace__design__rows": 331, - "globalplace__design__rows__unit": 331, - "globalplace__design__sites": 760969, - "globalplace__design__sites__unit": 760969, - "globalplace__elapsed_seconds": 85.07, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 688504.0, - "globalplace__power__internal__total": 1.1799, - "globalplace__power__leakage__total": 1.08961e-05, - "globalplace__power__switching__total": 0.418183, - "globalplace__power__total": 1.59809, - "globalplace__runtime__total": "1:25.07", - "globalplace__timing__fmax": 257682000.0, - "globalplace__timing__fmax__clock__clk": 257682000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.182161, - "globalplace__timing__setup__tns": 0, - "globalplace__timing__setup__ws": 0.119241, - "globalplace_io__cpu__total": 1.46, - "globalplace_io__elapsed_seconds": 1.62, - "globalplace_io__mem__peak": 248768.0, - "globalplace_io__runtime__total": "0:01.62", - "globalplace_skip_io__cpu__total": 129.0, - "globalplace_skip_io__elapsed_seconds": 7.24, - "globalplace_skip_io__mem__peak": 291984.0, - "globalplace_skip_io__runtime__total": "0:07.24", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 64, - "globalroute__clock__skew__hold": 0.0591434, - "globalroute__clock__skew__setup": 0.0591434, - "globalroute__cpu__total": 1132.84, - "globalroute__design__core__area": 1216330.0, - "globalroute__design__die__area": 1228320.0, - "globalroute__design__instance__area": 683295, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 683295, - "globalroute__design__instance__count": 50133, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 4, - "globalroute__design__instance__count__stdcell": 50133, - "globalroute__design__instance__displacement__max": 7.17, - "globalroute__design__instance__displacement__mean": 0.003, - "globalroute__design__instance__displacement__total": 170.4, - "globalroute__design__instance__utilization": 0.561767, - "globalroute__design__instance__utilization__stdcell": 0.561767, - "globalroute__design__io": 49, - "globalroute__design__nets": 46089, - "globalroute__design__rows": 331, - "globalroute__design__rows__unit": 331, - "globalroute__design__sites": 760969, - "globalroute__design__sites__unit": 760969, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 124680, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 92.2, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 104, - "globalroute__flow__warnings__count__DRT-0120": 12, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 78, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 7, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.00267266, - "globalroute__global_route__fastroute__finalization_s": 0.0610764, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00166444, - "globalroute__global_route__fastroute__monotonic_s": 0.00686485, - "globalroute__global_route__fastroute__new_route_l_s": 0.000539639, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00670845, - "globalroute__global_route__fastroute__route_l_s": 0.000927838, - "globalroute__global_route__fastroute__route_z_s": 5.6639e-05, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 0.0006769, - "globalroute__global_route__vias": 4490, - "globalroute__global_route__wirelength": 2058933, - "globalroute__mem__peak": 1262448.0, - "globalroute__power__internal__total": 1.25985, - "globalroute__power__leakage__total": 1.11439e-05, - "globalroute__power__switching__total": 0.56167, - "globalroute__power__total": 1.82153, - "globalroute__route__net": 46084, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 1191980.0, - "globalroute__runtime__total": "1:32.20", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.0226001, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.0047059, - "globalroute__timing__drv__setup_violation_count": 21, - "globalroute__timing__fmax": 245799000.0, - "globalroute__timing__fmax__clock__clk": 245799000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.200248, - "globalroute__timing__setup__tns": -0.396093, - "globalroute__timing__setup__ws": -0.0683582, - "globalroute__utilizatin__before__dpl": 56.1767, - "placeopt__cpu__total": 27.96, - "placeopt__design__core__area": 1216330.0, - "placeopt__design__die__area": 1228320.0, - "placeopt__design__instance__area": 646989, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 646989, - "placeopt__design__instance__count": 48649, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 48649, - "placeopt__design__instance__utilization": 0.531918, - "placeopt__design__instance__utilization__stdcell": 0.531918, - "placeopt__design__io": 49, - "placeopt__design__nets": 45333, - "placeopt__design__rows": 331, - "placeopt__design__rows__unit": 331, - "placeopt__design__sites": 760969, - "placeopt__design__sites__unit": 760969, - "placeopt__elapsed_seconds": 17.98, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 375832.0, - "placeopt__power__internal__total": 1.1799, - "placeopt__power__leakage__total": 1.08961e-05, - "placeopt__power__switching__total": 0.418183, - "placeopt__power__total": 1.59809, - "placeopt__runtime__total": "0:17.98", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.0961915, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.106574, - "placeopt__timing__drv__setup_violation_count": 0, - "placeopt__timing__fmax": 257682000.0, - "placeopt__timing__fmax__clock__clk": 257682000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.182161, - "placeopt__timing__setup__tns": 0, - "placeopt__timing__setup__ws": 0.119241, - "run__flow__design": "jpeg", - "run__flow__generate_date": "2026-06-17 08:03", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hs", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "749ec88a-6619-495e-9f91-3c9551f35d99", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "40b3cb7ad1e2fe9ce2529dc0589875050f8c84bd", - "synth__cpu__total": 44.35, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 609734, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 609734, - "synth__design__instance__count": 33360, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 33360, - "synth__design__io": 47, - "synth__design__nets": 43195, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 42.63, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 2, - "synth__flow__warnings__count__ODB-0220": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 363244.0, - "synth__netlist__hash": "880351ea3088e4c7b144dd9fc8e137578c51f692", - "synth__runtime__total": "0:42.63", - "total_elapsed_seconds": 405.05, - "total_time": "0:06:45.050000" -} \ No newline at end of file diff --git a/flow/designs/sky130hs/jpeg/rules-base.json b/flow/designs/sky130hs/jpeg/rules-base.json index afd7fd98d0..6be2fc85c1 100644 --- a/flow/designs/sky130hs/jpeg/rules-base.json +++ b/flow/designs/sky130hs/jpeg/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 653350.08, + "value": 701000.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 683485, + "value": 744037, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 55868, + "value": 55946, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,11 +30,11 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 4858, + "value": 4865, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 4858, + "value": 4865, "compare": "<=" }, "cts__timing__setup__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -0.205, + "value": -0.268, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -0.835, + "value": -1.2, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 1539590, + "value": 1554923, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 724792, + "value": 785962, "compare": "<=" } } \ No newline at end of file diff --git a/flow/designs/sky130hs/riscv32i/metadata-base-ok.json b/flow/designs/sky130hs/riscv32i/metadata-base-ok.json deleted file mode 100644 index d46750d61e..0000000000 --- a/flow/designs/sky130hs/riscv32i/metadata-base-ok.json +++ /dev/null @@ -1,526 +0,0 @@ -{ - "constraints__clocks__count": 2, - "constraints__clocks__details": [ - "clk: 4.0000", - "vclk_clk: 4.0000" - ], - "cts__clock__skew__hold": 0.00881531, - "cts__clock__skew__setup": 0.00881531, - "cts__cpu__total": 79.97, - "cts__design__core__area": 140889, - "cts__design__die__area": 144807, - "cts__design__instance__area": 103191, - "cts__design__instance__area__cover": 0, - "cts__design__instance__area__macros": 0, - "cts__design__instance__area__padcells": 0, - "cts__design__instance__area__stdcell": 103191, - "cts__design__instance__count": 7391, - "cts__design__instance__count__cover": 0, - "cts__design__instance__count__hold_buffer": 0, - "cts__design__instance__count__macros": 0, - "cts__design__instance__count__padcells": 0, - "cts__design__instance__count__setup_buffer": 42, - "cts__design__instance__count__stdcell": 7391, - "cts__design__instance__displacement__max": 16.987, - "cts__design__instance__displacement__mean": 0.109, - "cts__design__instance__displacement__total": 808.211, - "cts__design__instance__utilization": 0.732426, - "cts__design__instance__utilization__stdcell": 0.732426, - "cts__design__io": 167, - "cts__design__nets": 5993, - "cts__design__rows": 112, - "cts__design__rows__unit": 112, - "cts__design__sites": 88144, - "cts__design__sites__unit": 88144, - "cts__design__violations": 0, - "cts__dpl__hpwl__delta": 763351, - "cts__dpl__hpwl__delta__percent": 0, - "cts__elapsed_seconds": 35.17, - "cts__flow__errors__count": 0, - "cts__flow__warnings__count": 2, - "cts__flow__warnings__count__ORD-0012": 1, - "cts__flow__warnings__count__RSZ-0062": 1, - "cts__flow__warnings__type_count": 2, - "cts__mem__peak": 223588.0, - "cts__power__internal__total": 0.0346616, - "cts__power__leakage__total": 1.91309e-06, - "cts__power__switching__total": 0.0126254, - "cts__power__total": 0.0472889, - "cts__route__wirelength__estimated": 215564, - "cts__runtime__total": "0:35.17", - "cts__timing__drv__hold_violation_count": 0, - "cts__timing__drv__max_cap": 0, - "cts__timing__drv__max_cap_limit": 0.0511752, - "cts__timing__drv__max_fanout": 0, - "cts__timing__drv__max_fanout_limit": 0, - "cts__timing__drv__max_slew": 0, - "cts__timing__drv__max_slew_limit": 0.0600993, - "cts__timing__drv__setup_violation_count": 89, - "cts__timing__fmax": 248674000.0, - "cts__timing__fmax__clock__clk": 248674000.0, - "cts__timing__hold__tns": 0, - "cts__timing__hold__ws": 0.360717, - "cts__timing__setup__tns": -0.87519, - "cts__timing__setup__ws": -0.103156, - "cts__utilizatin__before__dpl": 73.2426, - "design__io__hpwl": 32078429, - "design__violations": 0, - "detailedplace__cpu__total": 6.22, - "detailedplace__design__core__area": 140889, - "detailedplace__design__die__area": 144807, - "detailedplace__design__instance__area": 97852.4, - "detailedplace__design__instance__area__cover": 0, - "detailedplace__design__instance__area__macros": 0, - "detailedplace__design__instance__area__padcells": 0, - "detailedplace__design__instance__area__stdcell": 97852.4, - "detailedplace__design__instance__count": 7172, - "detailedplace__design__instance__count__cover": 0, - "detailedplace__design__instance__count__macros": 0, - "detailedplace__design__instance__count__padcells": 0, - "detailedplace__design__instance__count__stdcell": 7172, - "detailedplace__design__instance__displacement__max": 27.171, - "detailedplace__design__instance__displacement__mean": 2.39, - "detailedplace__design__instance__displacement__total": 17147.7, - "detailedplace__design__instance__utilization": 0.694534, - "detailedplace__design__instance__utilization__stdcell": 0.694534, - "detailedplace__design__io": 167, - "detailedplace__design__nets": 5853, - "detailedplace__design__rows": 112, - "detailedplace__design__rows__unit": 112, - "detailedplace__design__sites": 88144, - "detailedplace__design__sites__unit": 88144, - "detailedplace__design__violations": 0, - "detailedplace__dpl__hpwl__delta": 14840400.0, - "detailedplace__dpl__hpwl__delta__percent": 8, - "detailedplace__elapsed_seconds": 4.25, - "detailedplace__flow__errors__count": 0, - "detailedplace__flow__warnings__count": 1, - "detailedplace__flow__warnings__count__ORD-0012": 1, - "detailedplace__flow__warnings__type_count": 1, - "detailedplace__mem__peak": 203652.0, - "detailedplace__power__internal__total": 0.0282359, - "detailedplace__power__leakage__total": 1.87565e-06, - "detailedplace__power__switching__total": 0.00729112, - "detailedplace__power__total": 0.0355289, - "detailedplace__route__wirelength__estimated": 208505, - "detailedplace__runtime__total": "0:04.25", - "detailedplace__timing__drv__hold_violation_count": 0, - "detailedplace__timing__drv__max_cap": 0, - "detailedplace__timing__drv__max_cap_limit": 0.167367, - "detailedplace__timing__drv__max_fanout": 0, - "detailedplace__timing__drv__max_fanout_limit": 0, - "detailedplace__timing__drv__max_slew": 0, - "detailedplace__timing__drv__max_slew_limit": 0.058561, - "detailedplace__timing__drv__setup_violation_count": 729, - "detailedplace__timing__fmax": 219937000.0, - "detailedplace__timing__fmax__clock__clk": 219937000.0, - "detailedplace__timing__hold__tns": 0, - "detailedplace__timing__hold__ws": 0.356832, - "detailedplace__timing__setup__tns": -143.872, - "detailedplace__timing__setup__ws": -0.546752, - "detailedplace__utilizatin__before__dpl": 69.4534, - "detailedroute__antenna__violating__nets": 0, - "detailedroute__antenna__violating__pins": 0, - "detailedroute__antenna_diodes_count": 12, - "detailedroute__flow__errors__count": 0, - "detailedroute__flow__warnings__count": 12, - "detailedroute__flow__warnings__count__DRT-0349": 10, - "detailedroute__flow__warnings__count__ORD-0012": 1, - "detailedroute__flow__warnings__count__STA-0450": 1, - "detailedroute__flow__warnings__type_count": 3, - "detailedroute__global_route__fastroute__congestion_rsmt_s": 4.015e-05, - "detailedroute__global_route__fastroute__finalization_s": 6.13e-05, - "detailedroute__global_route__fastroute__initial_rsmt_s": 3.055e-05, - "detailedroute__global_route__fastroute__monotonic_s": 0.00264355, - "detailedroute__global_route__fastroute__new_route_l_s": 2.19e-06, - "detailedroute__global_route__fastroute__overflow_iterations_s": 3.5e-07, - "detailedroute__global_route__fastroute__route_l_s": 5.19e-06, - "detailedroute__global_route__fastroute__route_z_s": 4e-07, - "detailedroute__global_route__fastroute__run_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_count": 0, - "detailedroute__global_route__fastroute__snapshot_batch_nets": 0, - "detailedroute__global_route__fastroute__snapshot_batch_route_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "detailedroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "detailedroute__global_route__fastroute__spiral_s": 5.83e-06, - "detailedroute__global_route__vias": 43, - "detailedroute__route__drc_errors": 0, - "detailedroute__route__drc_errors__iter__0": 31, - "detailedroute__route__drc_errors__iter__1": 6, - "detailedroute__route__drc_errors__iter__2": 3, - "detailedroute__route__drc_errors__iter__3": 0, - "detailedroute__route__drc_errors__iter__4": 14, - "detailedroute__route__drc_errors__iter__5": 8, - "detailedroute__route__drc_errors__iter__6": 8, - "detailedroute__route__drc_errors__iter__7": 0, - "detailedroute__route__net": 6017, - "detailedroute__route__net__special": 2, - "detailedroute__route__vias": 50223, - "detailedroute__route__vias__multicut": 0, - "detailedroute__route__vias__singlecut": 50223, - "detailedroute__route__wirelength": 301237, - "detailedroute__route__wirelength__iter__0": 301230, - "detailedroute__route__wirelength__iter__1": 301243, - "detailedroute__route__wirelength__iter__2": 301242, - "detailedroute__route__wirelength__iter__3": 301237, - "detailedroute__route__wirelength__iter__4": 301598, - "detailedroute__route__wirelength__iter__5": 301594, - "detailedroute__route__wirelength__iter__6": 301594, - "detailedroute__route__wirelength__iter__7": 301599, - "detailedroute__utilizatin__before__dpl": 74.0765, - "finish__clock__skew__hold": 0.0256936, - "finish__clock__skew__setup": 0.0256936, - "finish__cpu__total": 13.69, - "finish__design__core__area": 140889, - "finish__design__die__area": 144807, - "finish__design__instance__area": 104366, - "finish__design__instance__area__class__antenna_cell": 41.5584, - "finish__design__instance__area__class__clock_buffer": 3708.29, - "finish__design__instance__area__class__clock_inverter": 765.634, - "finish__design__instance__area__class__fill_cell": 36523.4, - "finish__design__instance__area__class__inverter": 453.946, - "finish__design__instance__area__class__multi_input_combinational_cell": 43294.3, - "finish__design__instance__area__class__sequential_cell": 45369, - "finish__design__instance__area__class__tap_cell": 2459.94, - "finish__design__instance__area__class__timing_repair_buffer": 8273.32, - "finish__design__instance__area__cover": 0, - "finish__design__instance__area__macros": 0, - "finish__design__instance__area__padcells": 0, - "finish__design__instance__area__stdcell": 104366, - "finish__design__instance__count": 14403, - "finish__design__instance__count__class__antenna_cell": 13, - "finish__design__instance__count__class__clock_buffer": 116, - "finish__design__instance__count__class__clock_inverter": 61, - "finish__design__instance__count__class__fill_cell": 6973, - "finish__design__instance__count__class__inverter": 92, - "finish__design__instance__count__class__multi_input_combinational_cell": 3683, - "finish__design__instance__count__class__sequential_cell": 1056, - "finish__design__instance__count__class__tap_cell": 1539, - "finish__design__instance__count__class__timing_repair_buffer": 870, - "finish__design__instance__count__cover": 0, - "finish__design__instance__count__macros": 0, - "finish__design__instance__count__padcells": 0, - "finish__design__instance__count__stdcell": 7430, - "finish__design__instance__utilization": 0.740765, - "finish__design__instance__utilization__stdcell": 0.740765, - "finish__design__io": 167, - "finish__design__nets": 6019, - "finish__design__rows": 112, - "finish__design__rows__unit": 112, - "finish__design__sites": 88144, - "finish__design__sites__unit": 88144, - "finish__design_powergrid__drop__average__net__VDD__corner__default": 1.79989, - "finish__design_powergrid__drop__average__net__VSS__corner__default": 9.17478e-05, - "finish__design_powergrid__drop__worst__net__VDD__corner__default": 0.000672359, - "finish__design_powergrid__drop__worst__net__VSS__corner__default": 0.000437558, - "finish__design_powergrid__voltage__worst__net__VDD__corner__default": 1.79933, - "finish__design_powergrid__voltage__worst__net__VSS__corner__default": 0.000437558, - "finish__elapsed_seconds": 8.47, - "finish__flow__errors__count": 0, - "finish__flow__warnings__count": 5, - "finish__flow__warnings__count__GUI-0066": 2, - "finish__flow__warnings__count__GUI-0076": 1, - "finish__flow__warnings__count__ORD-0012": 1, - "finish__flow__warnings__count__STA-0450": 1, - "finish__flow__warnings__type_count": 4, - "finish__mem__peak": 385152.0, - "finish__power__internal__total": 0.0353654, - "finish__power__leakage__total": 1.91756e-06, - "finish__power__switching__total": 0.0142222, - "finish__power__total": 0.0495896, - "finish__runtime__total": "0:08.47", - "finish__timing__drv__hold_violation_count": 0, - "finish__timing__drv__max_cap": 0, - "finish__timing__drv__max_cap_limit": 0.553923, - "finish__timing__drv__max_fanout": 0, - "finish__timing__drv__max_fanout_limit": 0, - "finish__timing__drv__max_slew": 0, - "finish__timing__drv__max_slew_limit": 0.211368, - "finish__timing__drv__setup_violation_count": 855, - "finish__timing__fmax": 229995000.0, - "finish__timing__fmax__clock__clk": 229995000.0, - "finish__timing__hold__tns": 0, - "finish__timing__hold__ws": 0.366294, - "finish__timing__setup__tns": -145.136, - "finish__timing__setup__ws": -0.371412, - "finish__timing__wns_percent_delay": -9.201268, - "finish_merge__cpu__total": 1.75, - "finish_merge__elapsed_seconds": 1.97, - "finish_merge__mem__peak": 471208.0, - "finish_merge__runtime__total": "0:01.97", - "floorplan__cpu__total": 3.25, - "floorplan__design__core__area": 140889, - "floorplan__design__die__area": 144807, - "floorplan__design__instance__area": 86513.4, - "floorplan__design__instance__area__cover": 0, - "floorplan__design__instance__area__macros": 0, - "floorplan__design__instance__area__padcells": 0, - "floorplan__design__instance__area__stdcell": 86513.4, - "floorplan__design__instance__count": 4740, - "floorplan__design__instance__count__cover": 0, - "floorplan__design__instance__count__macros": 0, - "floorplan__design__instance__count__padcells": 0, - "floorplan__design__instance__count__stdcell": 4740, - "floorplan__design__instance__count__swapped_arithmetic_operator": 1, - "floorplan__design__instance__utilization": 0.614052, - "floorplan__design__instance__utilization__stdcell": 0.614052, - "floorplan__design__io": 165, - "floorplan__design__nets": 4971, - "floorplan__design__rows": 112, - "floorplan__design__rows__unit": 112, - "floorplan__design__sites": 88144, - "floorplan__design__sites__unit": 88144, - "floorplan__elapsed_seconds": 2.32, - "floorplan__flow__errors__count": 0, - "floorplan__flow__warnings__count": 2, - "floorplan__flow__warnings__count__IFP-0028": 1, - "floorplan__flow__warnings__count__ORD-0012": 1, - "floorplan__flow__warnings__type_count": 2, - "floorplan__mem__peak": 179020.0, - "floorplan__power__internal__total": 0.0273446, - "floorplan__power__leakage__total": 1.75244e-06, - "floorplan__power__switching__total": 0.00323034, - "floorplan__power__total": 0.0305767, - "floorplan__runtime__total": "0:02.32", - "floorplan__timing__fmax": 162098000.0, - "floorplan__timing__fmax__clock__clk": 162098000.0, - "floorplan__timing__hold__tns": 0, - "floorplan__timing__hold__ws": 0.314629, - "floorplan__timing__setup__tns": -1715.37, - "floorplan__timing__setup__ws": -2.1691, - "flow__errors__count": 0, - "flow__warnings__count": 1, - "flow__warnings__count__ORD-0012": 1, - "flow__warnings__count__STA-0450": 1, - "flow__warnings__type_count": 1, - "globalplace__cpu__total": 129.56, - "globalplace__design__core__area": 140889, - "globalplace__design__die__area": 144807, - "globalplace__design__instance__area": 97508.8, - "globalplace__design__instance__area__cover": 0, - "globalplace__design__instance__area__macros": 0, - "globalplace__design__instance__area__padcells": 0, - "globalplace__design__instance__area__stdcell": 97508.8, - "globalplace__design__instance__count": 7095, - "globalplace__design__instance__count__cover": 0, - "globalplace__design__instance__count__macros": 0, - "globalplace__design__instance__count__padcells": 0, - "globalplace__design__instance__count__stdcell": 7095, - "globalplace__design__instance__utilization": 0.692095, - "globalplace__design__instance__utilization__stdcell": 0.692095, - "globalplace__design__io": 167, - "globalplace__design__nets": 5789, - "globalplace__design__rows": 112, - "globalplace__design__rows__unit": 112, - "globalplace__design__sites": 88144, - "globalplace__design__sites__unit": 88144, - "globalplace__elapsed_seconds": 13.08, - "globalplace__flow__errors__count": 0, - "globalplace__flow__warnings__count": 2, - "globalplace__flow__warnings__count__GRT-0281": 1, - "globalplace__flow__warnings__count__ORD-0012": 1, - "globalplace__flow__warnings__type_count": 2, - "globalplace__mem__peak": 337600.0, - "globalplace__power__internal__total": 0.0281077, - "globalplace__power__leakage__total": 1.87587e-06, - "globalplace__power__switching__total": 0.00725165, - "globalplace__power__total": 0.0353612, - "globalplace__runtime__total": "0:13.08", - "globalplace__timing__fmax": 234407000.0, - "globalplace__timing__fmax__clock__clk": 234407000.0, - "globalplace__timing__hold__tns": 0, - "globalplace__timing__hold__ws": 0.363986, - "globalplace__timing__setup__tns": -11.6751, - "globalplace__timing__setup__ws": -0.470109, - "globalplace_io__cpu__total": 1.24, - "globalplace_io__elapsed_seconds": 1.34, - "globalplace_io__mem__peak": 163792.0, - "globalplace_io__runtime__total": "0:01.34", - "globalplace_skip_io__cpu__total": 27.84, - "globalplace_skip_io__elapsed_seconds": 2.25, - "globalplace_skip_io__mem__peak": 171420.0, - "globalplace_skip_io__runtime__total": "0:02.25", - "globalroute__antenna__violating__nets": 0, - "globalroute__antenna__violating__pins": 0, - "globalroute__antenna_diodes_count": 1, - "globalroute__clock__skew__hold": 0.0199651, - "globalroute__clock__skew__setup": 0.0199651, - "globalroute__cpu__total": 1061.57, - "globalroute__design__core__area": 140889, - "globalroute__design__die__area": 144807, - "globalroute__design__instance__area": 104328, - "globalroute__design__instance__area__cover": 0, - "globalroute__design__instance__area__macros": 0, - "globalroute__design__instance__area__padcells": 0, - "globalroute__design__instance__area__stdcell": 104328, - "globalroute__design__instance__count": 7418, - "globalroute__design__instance__count__cover": 0, - "globalroute__design__instance__count__hold_buffer": 0, - "globalroute__design__instance__count__macros": 0, - "globalroute__design__instance__count__padcells": 0, - "globalroute__design__instance__count__setup_buffer": 14, - "globalroute__design__instance__count__stdcell": 7418, - "globalroute__design__instance__displacement__max": 14.76, - "globalroute__design__instance__displacement__mean": 0.122, - "globalroute__design__instance__displacement__total": 909.42, - "globalroute__design__instance__utilization": 0.740493, - "globalroute__design__instance__utilization__stdcell": 0.740493, - "globalroute__design__io": 167, - "globalroute__design__nets": 6019, - "globalroute__design__rows": 112, - "globalroute__design__rows__unit": 112, - "globalroute__design__sites": 88144, - "globalroute__design__sites__unit": 88144, - "globalroute__design__violations": 0, - "globalroute__dpl__hpwl__delta": 844652, - "globalroute__dpl__hpwl__delta__percent": 0, - "globalroute__elapsed_seconds": 176.01, - "globalroute__flow__errors__count": 0, - "globalroute__flow__warnings__count": 53, - "globalroute__flow__warnings__count__DRT-0349": 10, - "globalroute__flow__warnings__count__FLW-0010": 1, - "globalroute__flow__warnings__count__ORD-0012": 1, - "globalroute__flow__warnings__count__RSZ-0062": 1, - "globalroute__flow__warnings__count__RSZ-0104": 39, - "globalroute__flow__warnings__count__STA-0450": 1, - "globalroute__flow__warnings__type_count": 6, - "globalroute__global_route__fastroute__congestion_rsmt_s": 0.0003619, - "globalroute__global_route__fastroute__finalization_s": 0.00859296, - "globalroute__global_route__fastroute__initial_rsmt_s": 0.00026669, - "globalroute__global_route__fastroute__monotonic_s": 0.00286081, - "globalroute__global_route__fastroute__new_route_l_s": 5.445e-05, - "globalroute__global_route__fastroute__overflow_iterations_s": 0.00081571, - "globalroute__global_route__fastroute__route_l_s": 8.055e-05, - "globalroute__global_route__fastroute__route_z_s": 2.52e-06, - "globalroute__global_route__fastroute__run_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_apply_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_count": 0, - "globalroute__global_route__fastroute__snapshot_batch_nets": 0, - "globalroute__global_route__fastroute__snapshot_batch_route_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_sync_s": 0, - "globalroute__global_route__fastroute__snapshot_batch_wave_count": 0, - "globalroute__global_route__fastroute__spiral_s": 7.2781e-05, - "globalroute__global_route__vias": 602, - "globalroute__global_route__wirelength": 426160, - "globalroute__mem__peak": 477940.0, - "globalroute__power__internal__total": 0.0354456, - "globalroute__power__leakage__total": 1.91756e-06, - "globalroute__power__switching__total": 0.0156675, - "globalroute__power__total": 0.051115, - "globalroute__route__net": 5991, - "globalroute__route__net__special": 2, - "globalroute__route__wirelength__estimated": 218134, - "globalroute__runtime__total": "2:56.01", - "globalroute__timing__clock__slack": "N/A", - "globalroute__timing__drv__hold_violation_count": 0, - "globalroute__timing__drv__max_cap": 0, - "globalroute__timing__drv__max_cap_limit": 0.193683, - "globalroute__timing__drv__max_fanout": 0, - "globalroute__timing__drv__max_fanout_limit": 0, - "globalroute__timing__drv__max_slew": 0, - "globalroute__timing__drv__max_slew_limit": 0.195702, - "globalroute__timing__drv__setup_violation_count": 1053, - "globalroute__timing__fmax": 224263000.0, - "globalroute__timing__fmax__clock__clk": 224263000.0, - "globalroute__timing__hold__tns": 0, - "globalroute__timing__hold__ws": 0.392306, - "globalroute__timing__setup__tns": -290.286, - "globalroute__timing__setup__ws": -0.495169, - "globalroute__utilizatin__before__dpl": 74.0493, - "placeopt__cpu__total": 36.14, - "placeopt__design__core__area": 140889, - "placeopt__design__die__area": 144807, - "placeopt__design__instance__area": 97852.4, - "placeopt__design__instance__area__cover": 0, - "placeopt__design__instance__area__macros": 0, - "placeopt__design__instance__area__padcells": 0, - "placeopt__design__instance__area__stdcell": 97852.4, - "placeopt__design__instance__count": 7172, - "placeopt__design__instance__count__cover": 0, - "placeopt__design__instance__count__macros": 0, - "placeopt__design__instance__count__padcells": 0, - "placeopt__design__instance__count__stdcell": 7172, - "placeopt__design__instance__count__swapped_arithmetic_operator": 1, - "placeopt__design__instance__utilization": 0.694534, - "placeopt__design__instance__utilization__stdcell": 0.694534, - "placeopt__design__io": 167, - "placeopt__design__nets": 5853, - "placeopt__design__rows": 112, - "placeopt__design__rows__unit": 112, - "placeopt__design__sites": 88144, - "placeopt__design__sites__unit": 88144, - "placeopt__elapsed_seconds": 5.76, - "placeopt__flow__errors__count": 0, - "placeopt__flow__warnings__count": 1, - "placeopt__flow__warnings__count__ORD-0012": 1, - "placeopt__flow__warnings__type_count": 1, - "placeopt__mem__peak": 213452.0, - "placeopt__power__internal__total": 0.028245, - "placeopt__power__leakage__total": 1.87565e-06, - "placeopt__power__switching__total": 0.007448, - "placeopt__power__total": 0.0356949, - "placeopt__runtime__total": "0:05.76", - "placeopt__timing__drv__floating__nets": 0, - "placeopt__timing__drv__floating__pins": 0, - "placeopt__timing__drv__hold_violation_count": 0, - "placeopt__timing__drv__max_cap": 0, - "placeopt__timing__drv__max_cap_limit": 0.164333, - "placeopt__timing__drv__max_fanout": 0, - "placeopt__timing__drv__max_fanout_limit": 0, - "placeopt__timing__drv__max_slew": 0, - "placeopt__timing__drv__max_slew_limit": 0.165429, - "placeopt__timing__drv__setup_violation_count": 164, - "placeopt__timing__fmax": 234407000.0, - "placeopt__timing__fmax__clock__clk": 234407000.0, - "placeopt__timing__hold__tns": 0, - "placeopt__timing__hold__ws": 0.363986, - "placeopt__timing__setup__tns": -21.735, - "placeopt__timing__setup__ws": -0.470109, - "run__flow__design": "riscv32i", - "run__flow__generate_date": "2026-06-17 07:57", - "run__flow__metrics_version": "Metrics_2.1.2", - "run__flow__openroad_commit": "N/A", - "run__flow__openroad_version": "26Q2-2145-gf14631c6f5", - "run__flow__platform": "sky130hs", - "run__flow__platform__capacitance_units": "1pF", - "run__flow__platform__current_units": "1mA", - "run__flow__platform__distance_units": "1um", - "run__flow__platform__power_units": "1nW", - "run__flow__platform__resistance_units": "1kohm", - "run__flow__platform__time_units": "1ns", - "run__flow__platform__voltage_units": "1v", - "run__flow__platform_commit": "not a git repo", - "run__flow__scripts_commit": "not a git repo", - "run__flow__uuid": "2d50f215-739b-442f-810d-57f5deab3763", - "run__flow__variant": "base", - "synth__canonical_netlist__hash": "273662d104096310ba4afc2a191b4373ab7eb904", - "synth__cpu__total": 16.36, - "synth__design__core__area": 0, - "synth__design__die__area": 0, - "synth__design__instance__area": 85973.1, - "synth__design__instance__area__cover": 0, - "synth__design__instance__area__macros": 0, - "synth__design__instance__area__padcells": 0, - "synth__design__instance__area__stdcell": 85973.1, - "synth__design__instance__count": 4613, - "synth__design__instance__count__cover": 0, - "synth__design__instance__count__macros": 0, - "synth__design__instance__count__padcells": 0, - "synth__design__instance__count__stdcell": 4613, - "synth__design__io": 165, - "synth__design__nets": 4858, - "synth__design__rows": 0, - "synth__design__sites": 0, - "synth__elapsed_seconds": 17.6, - "synth__flow__errors__count": 0, - "synth__flow__warnings__count": 2, - "synth__flow__warnings__count__ODB-0220": 1, - "synth__flow__warnings__count__ORD-0011": 1, - "synth__flow__warnings__type_count": 2, - "synth__mem__peak": 156096.0, - "synth__netlist__hash": "89554444c1f246278248d514be446059b8dad49c", - "synth__runtime__total": "0:17.60", - "total_elapsed_seconds": 268.22, - "total_time": "0:04:28.220000" -} \ No newline at end of file diff --git a/flow/designs/sky130hs/riscv32i/rules-base.json b/flow/designs/sky130hs/riscv32i/rules-base.json index cbe973a2f7..4fcf9631e7 100644 --- a/flow/designs/sky130hs/riscv32i/rules-base.json +++ b/flow/designs/sky130hs/riscv32i/rules-base.json @@ -10,7 +10,7 @@ "level": "warning" }, "synth__design__instance__area__stdcell": { - "value": 97352.63, + "value": 98900.0, "compare": "<=" }, "constraints__clocks__count": { @@ -18,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 105319, + "value": 112530, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 7538, + "value": 8248, "compare": "<=" }, "detailedplace__design__violations": { @@ -30,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 656, + "value": 717, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 656, + "value": 717, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -0.588, + "value": -0.303, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -30.0, + "value": -1.68, "compare": ">=" }, "cts__timing__hold__ws": { @@ -58,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -1.0, + "value": -0.695, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -400.0, + "value": -291.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -74,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 346646, + "value": 346423, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -90,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -0.9, + "value": -0.571, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -250.0, + "value": -146.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -106,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 112385, + "value": 120021, "compare": "<=" } } \ No newline at end of file From 317833110ad0ba1fc8752afbe7fd8ec223232b50 Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Wed, 17 Jun 2026 21:25:35 +0900 Subject: [PATCH 8/9] test: Rebase gf12 ariane metrics Update the gf12 ariane rules baseline from secure CI build 16. Relax the CTS setup TNS rule to match the virtual IO clock timing result while keeping deprecated metadata-base-ok.json files untouched. Signed-off-by: Jaehyun Kim --- flow/designs/gf12/ariane/rules-base.json | 36 +++++++++++++++--------- 1 file changed, 23 insertions(+), 13 deletions(-) diff --git a/flow/designs/gf12/ariane/rules-base.json b/flow/designs/gf12/ariane/rules-base.json index bd38eecb86..ad434fa8f7 100644 --- a/flow/designs/gf12/ariane/rules-base.json +++ b/flow/designs/gf12/ariane/rules-base.json @@ -1,6 +1,16 @@ { + "synth__canonical_netlist__hash": { + "value": "2735005f7d7fb8bf6daeb957537d35602b68aaa4", + "compare": "==", + "level": "warning" + }, + "synth__netlist__hash": { + "value": "3dece0b54bfea72a774a8fdd593f2be9d3166bbf", + "compare": "==", + "level": "warning" + }, "synth__design__instance__area__stdcell": { - "value": 191000.0, + "value": 63800.0, "compare": "<=" }, "constraints__clocks__count": { @@ -8,11 +18,11 @@ "compare": "==" }, "placeopt__design__instance__area": { - "value": 213164, + "value": 213174, "compare": "<=" }, "placeopt__design__instance__count__stdcell": { - "value": 216662, + "value": 224884, "compare": "<=" }, "detailedplace__design__violations": { @@ -20,19 +30,19 @@ "compare": "==" }, "cts__design__instance__count__setup_buffer": { - "value": 18840, + "value": 19555, "compare": "<=" }, "cts__design__instance__count__hold_buffer": { - "value": 18840, + "value": 19555, "compare": "<=" }, "cts__timing__setup__ws": { - "value": -208.0, + "value": -257.0, "compare": ">=" }, "cts__timing__setup__tns": { - "value": -716.0, + "value": -37200.0, "compare": ">=" }, "cts__timing__hold__ws": { @@ -48,11 +58,11 @@ "compare": "<=" }, "globalroute__timing__setup__ws": { - "value": -208.0, + "value": -214.0, "compare": ">=" }, "globalroute__timing__setup__tns": { - "value": -715.0, + "value": -725.0, "compare": ">=" }, "globalroute__timing__hold__ws": { @@ -64,7 +74,7 @@ "compare": ">=" }, "detailedroute__route__wirelength": { - "value": 3769820, + "value": 3811398, "compare": "<=" }, "detailedroute__route__drc_errors": { @@ -80,11 +90,11 @@ "compare": "<=" }, "finish__timing__setup__ws": { - "value": -204.0, + "value": -212.0, "compare": ">=" }, "finish__timing__setup__tns": { - "value": -707.0, + "value": -719.0, "compare": ">=" }, "finish__timing__hold__ws": { @@ -96,7 +106,7 @@ "compare": ">=" }, "finish__design__instance__area": { - "value": 215570, + "value": 215576, "compare": "<=" } } \ No newline at end of file From a7d79fb1cdbcab7bb61c7b23a2c92a3afa6058df Mon Sep 17 00:00:00 2001 From: Jaehyun Kim Date: Wed, 17 Jun 2026 21:56:32 +0900 Subject: [PATCH 9/9] test: Trigger public CI Add an empty commit to retrigger the public PR merge CI after the rules rebase. Signed-off-by: Jaehyun Kim