You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: src/ram/README.md
+1Lines changed: 1 addition & 0 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -70,6 +70,7 @@ generate_ram -mask_size bits
70
70
|`-filler_cells`| A list of filler cells to use. Example: `{FILL_X1 FILL_X2 FILL_X4}`. |
71
71
|`-tapcell`| The name of the tapcell master to insert into the grid to obey latchup requirements. Requires `-max_tap_dist`. If this argument is not provided, no tapcells will be inserted. |
72
72
|`-max_tap_dist`| The distance (in microns) that tapcells should be placed apart. Requires `-tapcell`. |
73
+
|`-use_latch`| If set to `1`, uses a two-phase latch-based design instead of flip-flops for the storage elements. Functionally equivalent to flip-flop design with smaller storage cell area. Default: `0`. |
73
74
|`-write_behavioral_verilog`| Write a behavioral Verilog model of the RAM array to the specified file. |
0 commit comments