We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0ce5bee commit cc69d97Copy full SHA for cc69d97
1 file changed
src/ram/src/ram.tcl
@@ -118,8 +118,8 @@ proc generate_ram { args } {
118
sta::parse_key_args "generate_ram" args \
119
keys { -mask_size -word_size -num_words -column_mux_ratio
120
-storage_cell -tristate_cell -inv_cell -read_ports -use_latch
121
- -power_net_name -ground_net_name -routing_layer -ver_layer
122
- -hor_layer -filler_cells -tapcell -max_tap_dist
+ -power_net_name -ground_net_name -routing_layer -ver_layer
+ -hor_layer -filler_cells -tapcell -max_tap_dist
123
-write_behavioral_verilog } flags {}
124
125
sta::check_argc_eq0 "generate_ram" $args
0 commit comments