Skip to content

sync internal#6

Merged
hackwa merged 2 commits intoXilinx:mainfrom
hackwa:sync1
May 7, 2026
Merged

sync internal#6
hackwa merged 2 commits intoXilinx:mainfrom
hackwa:sync1

Conversation

@hackwa
Copy link
Copy Markdown
Member

@hackwa hackwa commented May 7, 2026

  • update control_instr to print all mem tiles
  • skip more layers in single stamp mode
  • write run summary

anurag added 2 commits May 7, 2026 16:09
Signed-off-by: anurag <anurag@amd.com>
Signed-off-by: anurag <anurag@amd.com>
@hackwa hackwa merged commit 833b796 into Xilinx:main May 7, 2026
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant