@@ -78,7 +78,8 @@ implementation
7878
7979uses
8080 HlpConverters,
81- HlpCpuFeatures;
81+ HlpCpuFeatures,
82+ HlpSimdLevels;
8283
8384// =============================================================================
8485// Scalar fallback implementation
@@ -494,15 +495,15 @@ procedure InitDispatch();
494495 CRC_Fold_UsesPclmul := False;
495496
496497{ $IFDEF HASHLIB_X86_64_ASM}
497- if TCpuFeatures.HasVPCLMULQDQ() then
498+ if TCpuFeatures.X86. HasVPCLMULQDQ() then
498499 begin
499500 CRC_Fold_Lsb := @CRC_Fold_Vpclmul;
500501 CRC_Fold_Msb := @CRC_Fold_Vpclmul_Msb;
501502 CRC_Fold_Lsb32 := @CRC_Fold_Vpclmul;
502503 CRC_Fold_UsesPclmul := True;
503504 Exit;
504505 end ;
505- if TCpuFeatures.HasPCLMULQDQ() then
506+ if TCpuFeatures.X86. HasPCLMULQDQ() then
506507 begin
507508 CRC_Fold_Lsb := @CRC_Fold_Pclmul;
508509 CRC_Fold_Msb := @CRC_Fold_Pclmul_Msb;
@@ -514,14 +515,14 @@ procedure InitDispatch();
514515
515516{ $IFDEF HASHLIB_X86_SIMD}
516517 { $IFDEF HASHLIB_I386_ASM}
517- case TCpuFeatures.GetActiveLevel () of
518- TCpuSimdLevel .SSSE3, TCpuSimdLevel .SSE2:
518+ case TCpuFeatures.X86.GetSimdLevel () of
519+ TX86SimdLevel .SSSE3, TX86SimdLevel .SSE2:
519520 BindSse2CrcFold;
520521 end ;
521522 { $ENDIF HASHLIB_I386_ASM}
522523 { $IFDEF HASHLIB_X86_64_ASM}
523- case TCpuFeatures.GetActiveLevel () of
524- TCpuSimdLevel .AVX2, TCpuSimdLevel .SSSE3, TCpuSimdLevel .SSE2:
524+ case TCpuFeatures.X86.GetSimdLevel () of
525+ TX86SimdLevel .AVX2, TX86SimdLevel .SSSE3, TX86SimdLevel .SSE2:
525526 BindSse2CrcFold;
526527 end ;
527528 { $ENDIF HASHLIB_X86_64_ASM}
0 commit comments