Skip to content

Commit 7e834d8

Browse files
tagologtagolog
committed
[mlir][dxsa] Add dcl_output_sgv instruction
Example: dxsa.dcl_output_sgv <type = output, components = 4, mask = <x>, index = [0]>, <primitiveID> Signed-off-by: Vladimir Shiryaev <tagolog@users.noreply.github.com>
1 parent 76bab4f commit 7e834d8

6 files changed

Lines changed: 50 additions & 11 deletions

File tree

‎mlir/include/mlir/Dialect/DXSA/IR/DXSAOps.td‎

Lines changed: 20 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -252,7 +252,7 @@ def DXSA_SystemValueName : I32EnumAttr<
252252

253253
def DXSA_SystemValueNameAttr :
254254
EnumAttr<DXSADialect, DXSA_SystemValueName, "system_value_name"> {
255-
let assemblyFormat = "$value";
255+
let assemblyFormat = "`<` $value `>`";
256256
}
257257

258258
//===----------------------------------------------------------------------===//
@@ -657,7 +657,7 @@ def DXSA_DclInputPsSiv : DXSA_Op<"dcl_input_ps_siv"> {
657657
Example:
658658

659659
```mlir
660-
dxsa.dcl_input_ps_siv linear %v0, position
660+
dxsa.dcl_input_ps_siv linear %v0, <position>
661661
```
662662
}];
663663
let arguments = (ins DXSA_InterpolationModeAttr:$mode,
@@ -675,7 +675,7 @@ def DXSA_DclInputPsSgv : DXSA_Op<"dcl_input_ps_sgv"> {
675675
Example:
676676

677677
```mlir
678-
dxsa.dcl_input_ps_sgv %v0, sampleIndex
678+
dxsa.dcl_input_ps_sgv %v0, <sampleIndex>
679679
```
680680
}];
681681
let arguments = (ins DXSA_OperandType:$operand,
@@ -737,4 +737,21 @@ def DXSA_DclIndexRange : DXSA_Op<"dcl_index_range"> {
737737
let hasVerifier = 1;
738738
}
739739

740+
def DXSA_DclOutputSgv : DXSA_Op<"dcl_output_sgv"> {
741+
let summary = "declares an output as a System Generated Value";
742+
let description = [{
743+
The `dxsa.dcl_output_sgv` operation declares an output to be written
744+
that represents a System Generated Value.
745+
746+
Example:
747+
748+
```mlir
749+
dxsa.dcl_output_sgv <type = output, components = 1, mask = <x>, index = [4]>, <primitiveID>
750+
```
751+
}];
752+
let arguments = (ins DXSA_InlineOperandAttr:$operand,
753+
DXSA_SystemValueNameAttr:$name);
754+
let assemblyFormat = "$operand `,` $name attr-dict";
755+
}
756+
740757
#endif // DXSA_OPS

‎mlir/lib/Target/DXSA/BinaryParser.cpp‎

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -641,6 +641,12 @@ class DXBuilder {
641641
builder.getI32IntegerAttr(count));
642642
}
643643

644+
Instruction buildDclOutputSgv(dxsa::InlineOperandAttr operand,
645+
dxsa::SystemValueName name, Location loc) {
646+
auto nameAttr = dxsa::SystemValueNameAttr::get(builder.getContext(), name);
647+
return dxsa::DclOutputSgv::create(builder, loc, operand, nameAttr);
648+
}
649+
644650
private:
645651
MLIRContext *context;
646652
ModuleOp module;
@@ -1188,6 +1194,14 @@ class Parser {
11881194
return builder.buildDclIndexRange(*operand, *count, loc);
11891195
}
11901196

1197+
FailureOr<Instruction> parseDclOutputSgv(Location loc) {
1198+
auto operand = parseInlineOperand();
1199+
FAILURE_IF_FAILED(operand);
1200+
auto name = parseSystemValueName(getLocation());
1201+
FAILURE_IF_FAILED(name);
1202+
return builder.buildDclOutputSgv(*operand, *name, loc);
1203+
}
1204+
11911205
OptionalParseResult parseDclInstruction(uint32_t opcodeToken, Location loc,
11921206
Instruction &out) {
11931207
FailureOr<Instruction> result;
@@ -1237,6 +1251,9 @@ class Parser {
12371251
case D3D10_SB_OPCODE_DCL_INDEX_RANGE:
12381252
result = parseDclIndexRange(loc);
12391253
break;
1254+
case D3D10_SB_OPCODE_DCL_OUTPUT_SGV:
1255+
result = parseDclOutputSgv(loc);
1256+
break;
12401257
default:
12411258
return std::nullopt;
12421259
}

‎mlir/test/Target/DXSA/dcl_input_ps_sgv.mlir‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -5,15 +5,15 @@ module {
55
// dcl_input_ps_sgv v0.x, primitiveID
66
// CHECK: %0 = dxsa.index.imm {imm = 0 : i32}
77
// CHECK-NEXT: %1 = dxsa.operand %0 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
8-
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %1, primitiveID
8+
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %1, <primitiveID>
99

1010
// dcl_input_ps_sgv v1.x, isFrontFace
1111
// CHECK-NEXT: %2 = dxsa.index.imm {imm = 1 : i32}
1212
// CHECK-NEXT: %3 = dxsa.operand %2 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
13-
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %3, isFrontFace
13+
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %3, <isFrontFace>
1414

1515
// dcl_input_ps_sgv v2.x, sampleIndex
1616
// CHECK-NEXT: %4 = dxsa.index.imm {imm = 2 : i32}
1717
// CHECK-NEXT: %5 = dxsa.operand %4 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
18-
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %5, sampleIndex
18+
// CHECK-NEXT: dxsa.dcl_input_ps_sgv %5, <sampleIndex>
1919
}

‎mlir/test/Target/DXSA/dcl_input_ps_siv.mlir‎

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -5,25 +5,25 @@ module {
55
// dcl_input_ps_siv linear v0.x, position
66
// CHECK: %0 = dxsa.index.imm {imm = 0 : i32}
77
// CHECK-NEXT: %1 = dxsa.operand %0 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
8-
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %1, position
8+
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %1, <position>
99

1010
// dcl_input_ps_siv linear v1.x, clipDistance
1111
// CHECK-NEXT: %2 = dxsa.index.imm {imm = 1 : i32}
1212
// CHECK-NEXT: %3 = dxsa.operand %2 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
13-
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %3, clipDistance
13+
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %3, <clipDistance>
1414

1515
// dcl_input_ps_siv linear v2.x, cullDistance
1616
// CHECK-NEXT: %4 = dxsa.index.imm {imm = 2 : i32}
1717
// CHECK-NEXT: %5 = dxsa.operand %4 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
18-
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %5, cullDistance
18+
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %5, <cullDistance>
1919

2020
// dcl_input_ps_siv linear v3.x, renderTargetArrayIndex
2121
// CHECK-NEXT: %6 = dxsa.index.imm {imm = 3 : i32}
2222
// CHECK-NEXT: %7 = dxsa.operand %6 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
23-
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %7, renderTargetArrayIndex
23+
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %7, <renderTargetArrayIndex>
2424

2525
// dcl_input_ps_siv linear v4.x, viewportArrayIndex
2626
// CHECK-NEXT: %8 = dxsa.index.imm {imm = 4 : i32}
2727
// CHECK-NEXT: %9 = dxsa.operand %8 {mask = 16 : i32, num_components = 4 : i32, type = 1 : i32}
28-
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %9, viewportArrayIndex
28+
// CHECK-NEXT: dxsa.dcl_input_ps_siv linear %9, <viewportArrayIndex>
2929
}

‎mlir/test/Target/DXSA/dcl_output_sgv.mlir‎

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
// RUN: mlir-translate --import-dxsa-bin %S/inputs/dcl_output_sgv.bin | FileCheck %s
2+
3+
// CHECK: module {
4+
// CHECK-NEXT: dxsa.dcl_output_sgv <type = output, components = 4, mask = <x>, index = [0]>, <primitiveID>
5+
// CHECK-NEXT: }

‎mlir/test/Target/DXSA/inputs/dcl_output_sgv.bin‎

16 Bytes
Binary file not shown.

0 commit comments

Comments
 (0)