Skip to content
View adaptableCoder's full-sized avatar

Highlights

  • Pro

Block or report adaptableCoder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adaptableCoder/README.md

Hi, I'm Atharv Mehrotra

Embedded Systems · VLSI RTL Design · Web Development


About Me

Undergraduate engineering student working across Embedded Systems, Digital Logic Design, VLSI RTL Design and PCB development.

Primary focus areas:

  • VLSI RTL Design
  • Embedded Systems

Background experience:

  • MERN-based Web Development

Projects

Domain Project Summary
Computer Architecture & RTL RV32I-SingleCycle-uPCore A single-cycle RISC-V 32-bit (RV32I) microprocessor core implemented in SystemVerilog.
RTL Design I2C-SystemVerilog I2C Master module implementation written in SystemVerilog.
SPI-Verilog SPI Master module (Mode 0) written in Verilog.
UART-Verilog Universal Asynchronous Receiver/Transmitter implementation in Verilog.
PCB Design USB-to-UART-CH340G-PCB 2-layer CH340G-based USB-to-UART converter designed using KiCad, featuring a USB-A edge connector and selectable logic levels.
Embedded Systems ESP-Connect React Native Android app enabling Bluetooth Classic (SPP) communication with ESP32 for real-time serial exchange.
Web Development tattva-watch A full-stack movie discovery platform built with Next.js, featuring user authentication and personalized watchlists.

Skills & Tools

Software Hardware

Languages

  • C / C++
  • Python
  • JavaScript / TypeScript
  • SystemVerilog
  • Verilog
  • SQL

Frameworks & Tools

  • React
  • Next.js
  • Node.js
  • MongoDB
  • Git

Embedded & RTL

  • ESP32
  • Digital Circuit Design

PCB & Hardware

  • KiCad (2-Layer PCB Design)

VLSI

  • Synthesizable RTL Design in Verilog
  • AMD Vivado
  • Icarus Verilog
  • GTKWave

Current Technical Direction

  • Advancing digital logic design through pipelined architectures and standard communication protocols
  • Strengthening computer architecture fundamentals
  • Improving PCB layout discipline
  • Exploring VLSI physical design concepts

GitHub Overview


Connect

LinkedIn     GitHub     Email


Pinned Loading

  1. USB-to-UART-CH340g-PCB USB-to-UART-CH340g-PCB Public

    PCB design for USB-to-UART converter based on CH340G with a USB-A edge connector.

    2

  2. ESP-Connect ESP-Connect Public

    A React Native app that can connect to ESP32 using Bluetooth Classic to send and receive messages.

    TypeScript 1

  3. tattva-watch tattva-watch Public

    JavaScript 1

  4. HDLBits-VerilogCodes HDLBits-VerilogCodes Public

    This repository contains my personal Verilog solutions for the HDLBits platform.

    Verilog 1

  5. UART-Verilog UART-Verilog Public

    This project implements a UART (Universal Asynchronous Receiver/Transmitter) transmitter and receiver in Verilog.

    Verilog 1

  6. SPI-Verilog SPI-Verilog Public

    SPI Master module (Mode 0) written in verilog

    Verilog 1