Skip to content

RISC-V Vector Extension Support#351

Merged
josecm merged 1 commit into
bao-project:mainfrom
ninolomata:feat/riscv-ext-v
Jun 7, 2026
Merged

RISC-V Vector Extension Support#351
josecm merged 1 commit into
bao-project:mainfrom
ninolomata:feat/riscv-ext-v

Conversation

@ninolomata

Copy link
Copy Markdown
Member

Adds optional support for exposing the RISC-V vector extension to guests.

This change:

  • adds sstatus.VS field definitions
  • marks guest vector state as enabled during vCPU reset by setting VS=Dirty
    in both sstatus and vsstatus
  • adds a CPU_EXT_V platform configuration macro to control vector extension exposure.

@danielRep danielRep left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@danielRep danielRep self-assigned this May 18, 2026
Comment thread src/platform/qemu-riscv64-virt/inc/plat/platform.h
Signed-off-by: Bruno Sa <bruno.vilaca.sa@gmail.com>
@josecm josecm force-pushed the feat/riscv-ext-v branch from 2c83a2f to af83f25 Compare June 5, 2026 14:34
@josecm josecm merged commit ec50432 into bao-project:main Jun 7, 2026
45 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants