We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ef12e5b commit a4cbe9fCopy full SHA for a4cbe9f
1 file changed
docs/src/explanations/muxes-and-input-selection.md
@@ -34,7 +34,7 @@ array [ condition -> selected_input_port ].
34
Chisel also provides `MuxLookup` which is an n-way indexed multiplexer:
35
36
```scala
37
-MuxLookup(idx, default)(Array(0.U -> a, 1.U -> b, ...))
+MuxLookup(idx, default)(Seq(0.U -> a, 1.U -> b, ...))
38
```
39
40
This is the same as a `MuxCase`, where the conditions are all index based selection:
0 commit comments