Skip to content

Commit 0998883

Browse files
authored
Merge pull request #732 from ckormanyos/esp32p4_sbl_docs
Add docs for the esp32p4 SBL
2 parents a21ce0d + 2b38125 commit 0998883

3 files changed

Lines changed: 44 additions & 0 deletions

File tree

ref_app/target.vcxproj

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1071,6 +1071,12 @@
10711071
<None Include="target\micros\esp32p4_riscv_soc\make\esp32p4_riscv_soc.ld" />
10721072
<None Include="target\micros\esp32p4_riscv_soc\make\esp32p4_riscv_soc_files.gmk" />
10731073
<None Include="target\micros\esp32p4_riscv_soc\make\esp32p4_riscv_soc_flags.gmk" />
1074+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.bin" />
1075+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.elf" />
1076+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.hex" />
1077+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.map" />
1078+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.readelf" />
1079+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\readme.md" />
10741080
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\Startup\boot.s" />
10751081
<None Include="target\micros\lpc11c24\make\lpc11c24.ld" />
10761082
<None Include="target\micros\lpc11c24\make\lpc11c24_files.gmk" />

ref_app/target.vcxproj.filters

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -361,6 +361,12 @@
361361
<Filter Include="micros\esp32p4_riscv_soc\startup\Code\StdLib">
362362
<UniqueIdentifier>{65c5c603-a019-41d0-8a19-3cadaca7fd3c}</UniqueIdentifier>
363363
</Filter>
364+
<Filter Include="micros\esp32p4_riscv_soc\startup\Code\SBL">
365+
<UniqueIdentifier>{78721b7f-e97c-4ac7-906a-a571af4377b1}</UniqueIdentifier>
366+
</Filter>
367+
<Filter Include="micros\esp32p4_riscv_soc\startup\Code\SBL\Output">
368+
<UniqueIdentifier>{154f1c39-5085-471e-a5c9-444517255025}</UniqueIdentifier>
369+
</Filter>
364370
</ItemGroup>
365371
<ItemGroup>
366372
<None Include="target\app\make\app_files.gmk">
@@ -813,6 +819,24 @@
813819
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\Startup\boot.s">
814820
<Filter>micros\esp32p4_riscv_soc\startup\Code\Startup</Filter>
815821
</None>
822+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\readme.md">
823+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL</Filter>
824+
</None>
825+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.bin">
826+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL\Output</Filter>
827+
</None>
828+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.elf">
829+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL\Output</Filter>
830+
</None>
831+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.hex">
832+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL\Output</Filter>
833+
</None>
834+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.map">
835+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL\Output</Filter>
836+
</None>
837+
<None Include="target\micros\esp32p4_riscv_soc\startup\Code\SBL\Output\SBL.readelf">
838+
<Filter>micros\esp32p4_riscv_soc\startup\Code\SBL\Output</Filter>
839+
</None>
816840
</ItemGroup>
817841
<ItemGroup>
818842
<ClCompile Include="Target\Micros\AVR\Startup\int_vect.cpp">
Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
# ESP32-P4 SBL (Secondary Boot Loader)
2+
3+
The SBL (Secondary Boot Loader) is used in combination with the ESP-flash
4+
tool to boot the multi-core device.
5+
6+
The SBL has been adopted directly from the original work in
7+
[Chalandi/Baremetal_esp32p4_nosdk](https://github.com/Chalandi/Baremetal_esp32p4_nosdk).
8+
In that work, the SBL code and build system can be found in the
9+
[SBL](https://github.com/Chalandi/Baremetal_esp32p4_nosdk/tree/master/Code/SBL) directory.
10+
11+
The original _chalandi_ project has been used locally to build the SBL
12+
for target `esp32p4_riscv_soc` in the `ref_app`.
13+
The SBL-Output from that build has been archived and can be found
14+
in the [Output](./Output) directory.

0 commit comments

Comments
 (0)