Skip to content

Commit e6a71d1

Browse files
authored
[ci skip] Update readme.md
1 parent 0c773db commit e6a71d1

1 file changed

Lines changed: 3 additions & 2 deletions

File tree

readme.md

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -403,12 +403,13 @@ features a bare-metal startup _without_ using any of the SDK.
403403
The bare-metal startup was taken from the work of
404404
[Chalandi/Baremetal_esp32s3_nosdk](https://github.com/Chalandi/Baremetal_esp32s3_nosdk).
405405
The dual-core system first boots core0 which subsequently
406-
starts up core1 and also starts up the RISC-V coprocessor core.
406+
starts up core1 and also starts up the RISCV coprocessor core.
407407
Blinky runs in the standard `ref_app`
408408
on core0 toggling `port7` while an endless timer loop on core1
409409
toggles `port6`. The LED ports togle in near unison at $\frac{1}{2}~\text{Hz}$.
410410
Self-procured LEDs and resistors need to be fitted in order to observe
411-
blinky on this particular board.
411+
blinky on this particular board. The RISCV coprocessor
412+
toggles `port17` at a randomly chosen frequency around $\frac{2}{3}~\text{Hz}$
412413

413414
The NXP(R) OM13093 LPC11C24 board ARM(R) Cortex(R)-M0+ configuration
414415
called `target lpc11c24` toggles the LED on `port0.8`.

0 commit comments

Comments
 (0)