Skip to content

Commit f0ddfed

Browse files
committed
Fix term order in Add
1 parent 1bf3d1a commit f0ddfed

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

src/analyze/basic_block.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -161,7 +161,7 @@ impl<'tcx, 'ctx> Analyzer<'tcx, 'ctx> {
161161
let (_rhs_ty, rhs_term) = builder.subsume(rhs_ty);
162162
match (&lhs_ty, op) {
163163
(rty::Type::Int, mir::BinOp::Add) => {
164-
builder.build(lhs_ty, rhs_term.add(lhs_term))
164+
builder.build(lhs_ty, lhs_term.add(rhs_term))
165165
}
166166
(rty::Type::Int, mir::BinOp::Sub) => {
167167
builder.build(lhs_ty, lhs_term.sub(rhs_term))

0 commit comments

Comments
 (0)