Skip to content

Commit cbb22e5

Browse files
committed
arm64: errata: Mitigate TLBI errata on NVIDIA Olympus CPU
jira VULN-XXXXXX cve CVE-2025-10263 commit-author Shanker Donthineni <sdonthineni@nvidia.com> commit ec7216f NVIDIA Olympus CPU core is affected by the same TLBI errata as several ARM CPU cores. The TLBI;DSB sequence might complete before the global observation of writes which are translated by an affected TLB entry, identified as erratum T410-OLY-1029. This has been assigned CVE ID CVE-2025-10263. Leverage the existing ARM64_ERRATUM_4118414 mitigation, which enables the ARM64_WORKAROUND_REPEAT_TLBI capability for affected CPUs, to ensure memory write effects are globally observed. Signed-off-by: Shanker Donthineni <sdonthineni@nvidia.com> Acked-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Will Deacon <will@kernel.org> (cherry picked from commit ec7216f) Signed-off-by: Brett Mastbergen <bmastbergen@ciq.com>
1 parent 6f8c66f commit cbb22e5

3 files changed

Lines changed: 5 additions & 1 deletion

File tree

Documentation/arm64/silicon-errata.rst

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -265,6 +265,8 @@ stable kernels.
265265
+----------------+-----------------+-----------------+-----------------------------+
266266
| NVIDIA | Carmel Core | N/A | NVIDIA_CARMEL_CNP_ERRATUM |
267267
+----------------+-----------------+-----------------+-----------------------------+
268+
| NVIDIA | Olympus core | T410-OLY-1029 | ARM64_ERRATUM_4118414 |
269+
+----------------+-----------------+-----------------+-----------------------------+
268270
| NVIDIA | T241 GICv3/4.x | T241-FABRIC-4 | N/A |
269271
+----------------+-----------------+-----------------+-----------------------------+
270272
+----------------+-----------------+-----------------+-----------------------------+

arch/arm64/Kconfig

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1069,7 +1069,7 @@ config ARM64_ERRATUM_3194386
10691069
If unsure, say Y.
10701070

10711071
config ARM64_ERRATUM_4118414
1072-
bool "Cortex-*/Neoverse-*/C1-*: Completion of affected memory accesses might not be guaranteed by completion of a TLBI"
1072+
bool "Various: Completion of affected memory accesses might not be guaranteed by completion of a TLBI"
10731073
default y
10741074
select ARM64_WORKAROUND_REPEAT_TLBI
10751075
help
@@ -1096,6 +1096,7 @@ config ARM64_ERRATUM_4118414
10961096
* ARM Neoverse-V2 erratum 4193787
10971097
* ARM Neoverse-V3 erratum 4193784
10981098
* ARM Neoverse-V3AE erratum 4193784
1099+
* NVIDIA Olympus erratum T410-OLY-1029
10991100

11001101
On affected cores, some memory accesses might not be completed by
11011102
broadcast TLB invalidation.

arch/arm64/kernel/cpu_errata.c

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -249,6 +249,7 @@ static const struct arm64_cpu_capabilities arm64_repeat_tlbi_list[] = {
249249
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V2),
250250
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3),
251251
MIDR_ALL_VERSIONS(MIDR_NEOVERSE_V3AE),
252+
MIDR_ALL_VERSIONS(MIDR_NVIDIA_OLYMPUS),
252253
{}
253254
})),
254255
},

0 commit comments

Comments
 (0)