Skip to content

Commit 79f8fe4

Browse files
s-pankratovopsiff
authored andcommitted
crypto: qat - fix "Full Going True" macro definition
[ Upstream commit 694a6f5 ] The macro `ADF_RP_INT_SRC_SEL_F_RISE_MASK` is currently set to the value `0100b` which means "Empty Going False". This might cause an incorrect restore of the bank state during live migration. Fix the definition of the macro to properly represent the "Full Going True" state which is encoded as `0011b`. Fixes: bbfdde7 ("crypto: qat - add bank save and restore flows") Signed-off-by: Svyatoslav Pankratov <svyatoslav.pankratov@intel.com> Reviewed-by: Xin Zeng <xin.zeng@intel.com> Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au> [ Backport from v6.11-rc5 ] Suggested-by: Wentao Guan <guanwentao@uniontech.com> Signed-off-by: WangYuli <wangyuli@uniontech.com>
1 parent ff4bf31 commit 79f8fe4

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

drivers/crypto/intel/qat/qat_common/adf_gen4_hw_data.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -83,7 +83,7 @@
8383
#define ADF_WQM_CSR_RPRESETSTS(bank) (ADF_WQM_CSR_RPRESETCTL(bank) + 4)
8484

8585
/* Ring interrupt */
86-
#define ADF_RP_INT_SRC_SEL_F_RISE_MASK BIT(2)
86+
#define ADF_RP_INT_SRC_SEL_F_RISE_MASK GENMASK(1, 0)
8787
#define ADF_RP_INT_SRC_SEL_F_FALL_MASK GENMASK(2, 0)
8888
#define ADF_RP_INT_SRC_SEL_RANGE_WIDTH 4
8989
#define ADF_COALESCED_POLL_TIMEOUT_US (1 * USEC_PER_SEC)

0 commit comments

Comments
 (0)