Skip to content

Commit d9e63d5

Browse files
committed
Update supported Azure CPU series
1 parent a2b13a0 commit d9e63d5

1 file changed

Lines changed: 8 additions & 2 deletions

File tree

  • src/dstack/_internal/core/backends/azure

src/dstack/_internal/core/backends/azure/compute.py

Lines changed: 8 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -391,9 +391,15 @@ def get_image_name(self) -> str:
391391

392392

393393
_SUPPORTED_VM_SERIES_PATTERNS = [
394-
r"D(\d+)s_v3", # Dsv3-series
395-
r"E(\d+)i?s_v4", # Esv4-series
394+
# We currently do not support series without a temporary storage, e.g. Dsv6.
395+
# They are cheaper but require a separate VM image built without a temporary storage.
396+
# TODO: Built a separate VM image to support such series.
397+
r"A(\d+)_v2", # Av2-series (entry level)
398+
r"D(\d+)ds_v6", # Ddsv6-series (general purpose)
399+
r"E(\d+)i?ds_v6", # Edsv6-series (memory optimized)
400+
r"E(\d+)i?s_v4", # Esv4-series (memory optimized, cheaper than Edsv6)
396401
r"E(\d+)-(\d+)s_v4", # Esv4-series (constrained vCPU)
402+
r"F(\d+)s_v2", # Fsv2-series (compute optimized)
397403
r"NC(\d+)s_v3", # NCv3-series [V100 16GB]
398404
r"NC(\d+)as_T4_v3", # NCasT4_v3-series [T4]
399405
r"ND(\d+)rs_v2", # NDv2-series [8xV100 32GB]

0 commit comments

Comments
 (0)