Skip to content

Enable RISC-V support in CI #46

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jonnor merged 10 commits into from
Aug 13, 2025

emlearn_iir_q15: Try other way to avoid memset on RISC-V

def779b
Select commit
Loading
Failed to load commit list.
Merged

Enable RISC-V support in CI #46

emlearn_iir_q15: Try other way to avoid memset on RISC-V
def779b
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar