DirectXMath/Extensions/DirectXMathBE.h at ee7b22c0605d6ab908936172397b412cf5c77dcc · ericstone93/DirectXMath · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
//-------------------------------------------------------------------------------------
// DirectXMathBE.h -- Big-endian swap extensions for SIMD C++ Math library
//
// Copyright (c) Microsoft Corporation.
// Licensed under the MIT License.
//
// https://go.microsoft.com/fwlink/?LinkID=615560
//-------------------------------------------------------------------------------------

#pragma once

#if (defined(_M_IX86) || defined(_M_X64) || __i386__ || __x86_64__) && !defined(_M_HYBRID_X86_ARM64) && !defined(_M_ARM64EC)
#include <tmmintrin.h>
#endif

#include <DirectXMath.h>

namespace DirectX
{

    inline XMVECTOR XM_CALLCONV XMVectorEndian
    (
        FXMVECTOR V
    )
    {
    #if defined(_XM_ARM_NEON_INTRINSICS_) && !defined(_XM_NO_INTRINSICS_)
        static const XMVECTORU32 idx = { { { 0x00010203u, 0x04050607u, 0x08090A0Bu, 0x0C0D0E0Fu } } };

        uint8x8x2_t tbl;
        tbl.val[0] = vreinterpret_u8_f32(vget_low_f32(V));
        tbl.val[1] = vreinterpret_u8_f32(vget_high_f32(V));

        const uint8x8_t rL = vtbl2_u8(tbl, vget_low_u32(idx));
        const uint8x8_t rH = vtbl2_u8(tbl, vget_high_u32(idx));
        return vcombine_f32(vreinterpret_f32_u8(rL), vreinterpret_f32_u8(rH));
    #else
        XMVECTORU32 E;
        E.v = V;
        uint32_t value = E.u[0];
        E.u[0] = ((value << 24) | ((value & 0xFF00) << 8) | ((value & 0xFF0000) >> 8) | (value >> 24));
        value = E.u[1];
        E.u[1] = ((value << 24) | ((value & 0xFF00) << 8) | ((value & 0xFF0000) >> 8) | (value >> 24));
        value = E.u[2];
        E.u[2] = ((value << 24) | ((value & 0xFF00) << 8) | ((value & 0xFF0000) >> 8) | (value >> 24));
        value = E.u[3];
        E.u[3] = ((value << 24) | ((value & 0xFF00) << 8) | ((value & 0xFF0000) >> 8) | (value >> 24));
        return E.v;
    #endif
    }


#if (defined(_M_IX86) || defined(_M_X64) || __i386__ || __x86_64__) && !defined(_M_HYBRID_X86_ARM64)
    namespace SSSE3
    {

        inline bool XMVerifySSSE3Support()
        {
            // Should return true on AMD Bulldozer, Intel Core i7/i5/i3, Intel Atom, or later processors

            // See https://msdn.microsoft.com/en-us/library/hskdteyh.aspx
            int CPUInfo[4] = { -1 };
        #if (defined(__clang__) || defined(__GNUC__)) && !defined(_MSC_VER) && !defined(__MINGW32__)
            __cpuid(0, CPUInfo[0], CPUInfo[1], CPUInfo[2], CPUInfo[3]);
        #else
            __cpuid(CPUInfo, 0);
        #endif

            if (CPUInfo[0] < 1)
                return false;

        #if (defined(__clang__) || defined(__GNUC__)) && !defined(_MSC_VER) && !defined(__MINGW32__)
            __cpuid(1, CPUInfo[0], CPUInfo[1], CPUInfo[2], CPUInfo[3]);
        #else
            __cpuid(CPUInfo, 1);
        #endif

            // Check for SSSE3 instruction set.
            return ((CPUInfo[2] & 0x200) != 0);
        }

        inline XMVECTOR XM_CALLCONV XMVectorEndian
        (
            FXMVECTOR V
        )
        {
            static const XMVECTORU32 idx = { { { 0x00010203u, 0x04050607u, 0x08090A0Bu, 0x0C0D0E0Fu } } };

            __m128i Result = _mm_shuffle_epi8(_mm_castps_si128(V), idx);
            return _mm_castsi128_ps(Result);
        }

    } // namespace SSSE3
#endif // X86 || X64

} // namespace DirectX