We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
2 parents 2cc0926 + 8c33d16 commit 39cd266Copy full SHA for 39cd266
1 file changed
examples/verilator/README.md
@@ -393,7 +393,7 @@ pip install pyucis
393
- [Verilator Manual](https://verilator.org/guide/latest/)
394
- [Verilator Coverage](https://verilator.org/guide/latest/exe_verilator_coverage.html)
395
- [PyUCIS Documentation](https://github.com/fvutils/pyucis)
396
-- [UCIS Standard](https://www.accellera.org/activities/committees/ucis)
+- [UCIS Standard](https://www.accellera.org/downloads/standards/ucis)
397
- [SystemVerilog Assertions](https://standards.ieee.org/standard/1800-2017.html)
398
399
## Related Examples
0 commit comments